VLSI implementations of efficient isotropic flexible 2D convolvers

Access Full Text

VLSI implementations of efficient isotropic flexible 2D convolvers

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

A new 2D isotropic convolver designed to operate on 256 grey-level images is presented. When realised by using 90 nm 1V CMOS technology, the core of the proposed circuit exhibits a 1.25-GHz running frequency with an average power dissipation of only ≃1 mW/MHz. The new convolver can also be efficiently realised using FPGAs.

Inspec keywords: field programmable gate arrays; CMOS logic circuits; nanotechnology; VLSI; convolution

Other keywords: FPGA; frequency 1.25 GHz; power dissipation; 2D isotropic convolver; VLSI; 256 grey-level images; size 90 nm; IV CMOS technology

Subjects: Logic and switching circuits; Logic circuits; Signal processing theory; CMOS integrated circuits; Signal processing and detection

References

    1. 1)
      • TMS320C40 Digital Signal Processor, Texas Instruments datasheet January 1996, available at http:\\focus.ti.com\docs\prod\folders\print\tms320c40.html.
    2. 2)
      • W. Chang , C. Jen . High-speed booth encoded parallel multiplier design. IEEE Trans. Comput. , 7 , 692 - 701
    3. 3)
      • F. Cardells-Tormo , P.L. Molinet . Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing. IEEE Trans. Circuits Syst. II , 2 , 105 - 109
    4. 4)
      • K.N. Macpherson , R.W. Stewart . Area efficient FIR filters for high speed FPGA implementation. IEE Proc., Vis. Image Signal Process. , 6 , 711 - 720
    5. 5)
      • M.D. Macleod , A.G. Dempster . Multiplierless FIR filter design algorithms. IEEE Signal Process. Lett. , 3 , 186 - 189
    6. 6)
      • XC4000E and XC4000X series field programmable gate arrays, available at: http://www.xilinx.com.
    7. 7)
      • K. Bondalapati , V.K. Prosanna . Reconfigurable computing systems. Proc. IEEE , 7 , 1201 - 1217
    8. 8)
      • R.P. Brent , H.T. Kung . A regular layout for parallel adders. IEEE Trans. Comput. , 260 - 264
    9. 9)
      • A. Tyagi . A reduced-area scheme for carry-select adders. IEEE Trans. Comput. , 10 , 1163 - 1170
    10. 10)
      • R.G. Shoup , W. Moore , W. Luk . (1993) Parameterized convolution filtering in a field programmable gate array, More FPGAs.
    11. 11)
      • Dempster, A.G., Macleod, M.D.: `Digital filter design using subexpression elimination and all signed-digit representations', Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS'04), May 2004, Vancouver, Canada.
    12. 12)
      • R.C. Gonzales , R.E. Woods . (1993) Digital image processing.
    13. 13)
      • V. Kantabutra . A recursive carry-lookahead/carry-select hybrid adder. IEEE Trans. Comput. , 12 , 1495 - 1499
    14. 14)
      • S. Perri , M. Lanuzza , P. Corsonello , G. Cocorullo . A high-performance fully reconfigurable FPGA-based 2D convolution processor. Microprocess. Microsyst. , 381 - 391
    15. 15)
      • C.S. Wallace . A suggestion for fast multiplier. IEEE Trans. Electron. Comput. , 14 - 17
    16. 16)
      • T.L. Lynch , E.E. Swartzlander . A spanning tree carry lookahead adder. IEEE Trans. Comput. , 8 , 931 - 939
    17. 17)
      • Benkrid, K., Belkacemi, S.: `Design and implementation of a 2D convolution core for video applications on FPGAs', Proc. IEEE Int. Workshop on Digital and Computational Video (DCV2002), November 2002, Clearwater, FL.
    18. 18)
      • Virtex-4 User Guide, available at: http://www.xilinx.com.
    19. 19)
      • A.G. Dempster , M.D. Macleod . Use of minimum-adder multiplier blocks in FIR digital filters. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. , 9 , 569 - 577
    20. 20)
      • B. Bosi , G. Bois , Y. Savaria . Reconfigurable pipelined 2-D convolvers for fast digital signal processing. IEEE Trans. VLSI Syst., 1999, 7, (3) , 299 - 308
    21. 21)
      • Spartan-XL (3.3V) and Spartan (5V) FPGAs complete data sheet, available at: http://www.xilinx.com.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20070056
Loading

Related content

content/journals/10.1049/iet-cds_20070056
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading