Robust stability of FET circuits at high frequency

Access Full Text

Robust stability of FET circuits at high frequency

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

A necessary and sufficient condition for robust stability of a group of electronic circuits at high frequency that contain of source-coupled pairs is proposed. When a source-coupled pair is used as a single input–output unit, it has uncertainty in its transfer function at high frequencies. This uncertainty can cause instability in closed-loop electronic circuits and is modelled as multiplicative perturbation in the transfer function of the source-coupled pair. Based on this uncertainty model, a necessary and sufficient condition for robust stability in these electronic circuits is presented. This condition guarantees internal stability of these electronic circuits at this frequency.

Inspec keywords: field effect transistors; closed loop systems; perturbation techniques; circuit stability; transistor circuits; transfer functions

Other keywords: multiplicative perturbation; uncertainty model; source-coupled pairs; robust stability; transfer function; closed-loop electronic circuits; FET circuits; instability

Subjects: Insulated gate field effect transistors; Analogue circuit design, modelling and testing; General circuit analysis and synthesis methods

References

    1. 1)
      • Asgaran, S., Deen, M.J., Chen, C.-H.: `Analytical modeling of MOSFET noise parameters for analog and RF applications', IEEE Conf. Custom Integrated Circuits, 2006, p. 379–382.
    2. 2)
      • J.C. Doyle , B.A. Francis , A.R. Tannenbaum . (1992) Feedback control theory.
    3. 3)
      • A. Schmid , Y. Leblebici . Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , 1156 - 1166
    4. 4)
      • Y. Cheng , M.J. Deen , C.-H. Chen . MOSFET modeling for RF IC design. IEEE Trans. Electron Devices , 1286 - 1303
    5. 5)
      • S. Hu , J. Wang . Global robust stability of a class of discrete-time interval neural networks. IEEE Trans. Circuits Syst. I , 129 - 138
    6. 6)
      • P.R. Gray , R.G. Meyer . (1993) Analysis and design of analog integrated circuits.
    7. 7)
      • J. Millman , A. Grabel . (1988) Microelectronics.
    8. 8)
      • S. Dasgupta , P.J. Parker , B.D.O. Anderson , F.J. Kraus , M. Mansour . Frequency domain conditions for the robust stability of linear and nonlinear dynamical systems. IEEE Trans. Circuits Syst , 389 - 397
    9. 9)
      • A. Ghulchak , A. Rantzer . Robust control under parametric uncertainty via primal-dual convex analysis. IEEE Trans. Autom. Control , 632 - 636
    10. 10)
      • A. Buonomo , A. Lo Schiavo . Analysis of emitter (source)-coupled multivibrators. IEEE Trans. Circuits Syst. I , 1193 - 1202
    11. 11)
      • A. Mizumura , T. Oishi , N. Yokoyama , M. Nonaka , S. Tanaka , H. Ammo . Study of 90-nm MOSFET subthreshold hump characteristics using newly developed MOSFET array test structure. IEEE Trans. Semicond. Manuf. , 19 - 26
    12. 12)
      • M.N.A. Parlakci . Robust stability of uncertain time-varying state-delayed systems. IEE Proc., Control Theory Appl. , 469 - 477
    13. 13)
      • L. Liu , J. Huang . Adaptive robust stabilization of output feedback systems with application to Chua's circuit. IEEE Trans. Circuits Syst. II , 926 - 930
    14. 14)
      • N. Ozcan , S. Arik . Global robust stability analysis of neural networks with multiple time delays. IEEE Trans. Circuits Syst. I , 166 - 176
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20070020
Loading

Related content

content/journals/10.1049/iet-cds_20070020
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading