© The Institution of Engineering and Technology
Vertical double diffused MOSFET (VDMOS) is an established technology for high-current power-switching applications such as automotive circuits. The most serious failure mode is destructive damage during inductive switching, resulting from avalanche breakdown of the forward-blocking junction in the presence of high current flow. Improving the ruggedness of the device is achieved by enhancing its ability to absorb inductive energy under avalanche conditions. The purpose of the paper is to explore the possibility of improving the ruggedness of VDMOS through TCAD simulations. A p+-strip buried underneath an n+-source is proposed to suppress the turn-on of the parasitic bipolar transistor. VDMOS transistors with this design modification are expected to have higher ruggedness while maintaining its superior figure-of-merit.
References
-
-
1)
-
H.-R. Chang
.
Numerical and experimental comparison of 60V vertical double-diffused MOSFETs and MOSFETs with a trench-gate structure.
Solid State Electron.
,
3 ,
247 -
251
-
2)
-
C.M. Johnson
.
Current state-of-the-art and future prospects for power semiconductor devices in power transmission and distribution applications.
Int. J. Electron.
,
667 -
693
-
3)
-
Kinzer, D., Ajit, J.S., Wagers, K., Asselanis, D.: `A high density self-aligned 4-mask planar VDMOS process', Proc. Power Semiconductor Devices and ICs, 1996, Hawaii, USA, p. 243–247.
-
4)
-
Philips Semiconductor Applications AN10273_1: ‘Power MOSFET single-shot and repetitive avalanche ruggedness rating’. Philips Semiconductors, 2003.
-
5)
-
Murray, A., Davis, H., Cao, J., Spring, K., McDonald, T.: `New power MOSFET technology with extreme ruggedness and ultra-low RDS(on) qualified to Q101 for automotive applications', PCIM2000, Europe, p. 102–107.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20070008
Related content
content/journals/10.1049/iet-cds_20070008
pub_keyword,iet_inspecKeyword,pub_concept
6
6