© The Institution of Engineering and Technology
In order to reduce the total harmonic distortion (THD) of a bandpass-based oscillator, instead of using a conventional hard limiter, a multilevel hard limiter (MHL) is proposed which inherently removes the third and the fifth-order harmonics from the frequency spectrum of its output signal. The input–output characteristic of the proposed MHL contains slope values of only zero and infinity, making it easy to implement. The optimal height and width of each stair of the MHL characteristic are derived. Measurement results show that for the same bandpass filter, the proposed approach shows 14 dB improvement in the THD of the output signal with respect to the conventional two-level hard limiter (comparator). The oscillator has been fabricated in TSMC 0.35 µm CMOS process and the die occupies an area of about 3.15 mm2. The oscillator chip prototype operates at the frequency of 10.7 MHz, consumes 40 mA current from a 3.3 V power supply and yields a THD of −53 dB.
References
-
-
1)
-
S. Pavan ,
Y.P. Tsividis
.
An analytical solution for a class of oscillators, and its application to filter tuning.
IEEE Trans. Circuits Syst. I
,
5 ,
547 -
556
-
2)
-
J.M. Khoury
.
Design of a 15-MHz CMOS continuous-time filter with on-chip tuning.
IEEE J. Solid-State Circuits
,
12 ,
1988 -
1997
-
3)
-
F. Rezzi ,
A. Baschirotto ,
R. Castello
.
A 3 V 12–55 MHz BiCMOS pseudo-differential continuous-time filter.
IEEE Trans. Circuits Syst. I
,
11 ,
896 -
903
-
4)
-
Vosper, J., Deloughry, R., Wilson, B.: `Multiphase active-RC sinusoidal oscillators incorporating lowpass and allpass sections', IEEE European Conf. on Circuit Theory and Design, August 2005, p. 27–30.
-
5)
-
R.J. Baker ,
H.W. Li ,
D.E. Boyce
.
(1998)
CMOS circuit design layout, and simulation.
-
6)
-
J. Chen ,
E. Sánchez-Sinencio ,
J. Silva-Martinez
.
Frequency-dependent harmonic-distortion analysis of a linearized cross-coupled CMOS OTA and its application to OTA-C filters.
IEEE Trans. Circuits Syst. I
,
3 ,
499 -
510
-
7)
-
A. Hajimiri ,
T.H. Lee
.
Design issues in CMOS differential LC oscillators.
IEEE J. Solid-State Circuits
,
5 ,
717 -
724
-
8)
-
F. Baronti ,
D. Lunardini ,
R. Roncella ,
R. Saletti
.
A self-calibrating delay-locked delay line with shunt-capacitor circuit scheme.
IEEE J. Solid-State Circuits
,
2 ,
384 -
387
-
9)
-
J.M. Rabaey ,
A. Chandrakasan ,
B. Nikolic
.
(2003)
Digital integrated circuit.
-
10)
-
A. Gelb ,
W. Vander Velde
.
(1968)
Multiple-input describing functions and nonlinear system design.
-
11)
-
A. Rodriguez-Vazquez ,
B. Linares-Barranco ,
J.L. Huertas ,
E. Sánchez-Sinencio
.
On the design of voltage-controlled sinusoidal oscillators using OTA's.
IEEE Trans. Circuits Syst.
,
2 ,
198 -
211
-
12)
-
Bahmani, F., Sánchez-Sinencio, E.: `A highly linear pseudo-differential transconductance', IEEE European Solid State Conf., September 2004, p. 111–114.
-
13)
-
J.A. Weldon ,
J.C. Rudell ,
L. Lin ,
R. Sekhar Narayanaswami ,
M. Otsuka ,
S. Dedieu ,
L. Tee ,
K.-C. Tsai ,
C.-W. Lee ,
P.R. Gray
.
A 1.75 GHz highly integrated narrow-band CMOS transmitter with harmonic-rejection mixers.
IEEE J. Solid-State Circuits
,
12 ,
2003 -
2015
-
14)
-
Verhoeven, C.J.M., Staveren, A.V.: `First and second order oscillators', IEEE Int. Symp. on Circuits and Systems, May 2001, Tutorial Guide, p. 6.1_1–6.1_31.
-
15)
-
A.R. Bergen ,
L.O. Chua ,
A.I. Mees ,
E.W. Szeto
.
Error bounds for general describing function problems.
IEEE Trans. Circuits Syst.
,
345 -
354
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20060072
Related content
content/journals/10.1049/iet-cds_20060072
pub_keyword,iet_inspecKeyword,pub_concept
6
6