Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Systematic methodology for designing low power direct digital frequency synthesisers

Systematic methodology for designing low power direct digital frequency synthesisers

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The overall operation of a direct digital frequency synthesiser (DDFS) is based on a look-up table method, which performs functional mapping from phase to sine amplitude. The spectral purity of the conventional DDFS is determined by the resolution of the values stored in the sine table ROM. However, large ROM storage means higher power consumption, increased silicon area, lower reliability, lower speed and increased costs. A novel systematic design methodology for implementing a DDFS architecture with reduced memory size is introduced. Describing the proposed architecture using the hardware description language VHDL, it is possible to generate a plethora of alternative realisations in terms of the number of input and output bits, the memory size, the number of gates, the memory segmentation parameters and the spectral purity. In other words, the designer can perform extensive architecture exploration to reach an optimal solution. The experimental results prove that the new DDFS architecture can be realised with a smaller hardware complexity and total power consumption and improved performance compared to many existing approaches.

References

    1. 1)
    2. 2)
    3. 3)
      • Nicholas, H.T., Samueli, H., Kim, B.: `The optimization of direct digital frequency performance in the presence of finite word length effects', Proc. 42nd Annual Frequency Control Symp., 1988, p. 357–363.
    4. 4)
      • J.M. Rabaey , M. Pedram . (1996) Low power design methodologies.
    5. 5)
    6. 6)
      • B.H. Hutchison . (1975) Frequency synthesis and applications.
    7. 7)
    8. 8)
      • P. Bricaud , M. Keating . (2003) Reuse methodology, manual for system-on-a-chip designs.
    9. 9)
      • McEwan, A., Collins, S.: `Analogue interpolation based direct digital frequency synthesis', Proc. IEEE Int. Symp. Circuits and Systems (ISCAS '03), 2003, 1, p. pp. I-621–I-624.
    10. 10)
      • Nicholas, H.T., Samueli, H.: `An analysis of the output spectrum of direct digital frequency synthesizers in the presence of phase-accumulator truncation', Proc. 41st Annual Frequency Control Symp., 1987, p. 495–502.
    11. 11)
      • F. Cathoor . (2002) Data access and storage management for embedded programmable processors.
    12. 12)
      • Liao, S., Chen, L.-G.: `A low-power low-voltage direct digital frequency synthesizer', Proc. Int. Symp. VLSI Technology, Systems, and Applications, June 1997, p. 265–269.
    13. 13)
    14. 14)
    15. 15)
    16. 16)
    17. 17)
      • A.M. Sodagar , G.R. Lahiji . Mapping from phase to sine-amplitude in direct digital frequency synthesizers using parabolic approximation. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. , 12 , 1452 - 1457
    18. 18)
    19. 19)
      • Goldberg , B-G. . (1999) Digital frequency synthesis demystified.
    20. 20)
    21. 21)
      • J. Tierney , C.M. Rader , B. Gold . A digital frequency synthesizer. IEEE Trans. Audio Electroacoust. , 48 - 57
    22. 22)
      • Kang, C.Y., Swartzlander, E.E.: `An analysis of the CORDIC algorithm for direct digital frequency synthesis', Proc. IEEE Int. Conf. Application-Specific Systems, Architectures and Processors, 2002, p. 111–119.
    23. 23)
      • http://www.xilinx.com, Xilinx, Inc..
    24. 24)
    25. 25)
      • B. Parhami . (2000) Computer arithmetic: algorithms and hardware designs.
    26. 26)
      • A.M. Sodagar , G.R. Lahiji . A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. , 9 , 850 - 857
    27. 27)
      • V.F. Kroupa . (1999) Direct digital frequency synthesisers.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20060029
Loading

Related content

content/journals/10.1049/iet-cds_20060029
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address