Sensitivity analysis of multilayer perceptrons applied to focal-plane image compression

Access Full Text

Sensitivity analysis of multilayer perceptrons applied to focal-plane image compression

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The authors previously considered the application of multilayer perceptrons (MLPs) to block coding at the sensor level of modern imaging systems, and have proposed analogue encoders with transistor-count complexity that is low enough to suit focal-plane implementation. In the paper, they extend the on-sensor block coding MLP study, to include a statistical analysis of the MLP sensitivity to implementation errors occuring in standard CMOS fabrication processes. Employing simple offset models, a comparison is made of the MLP with other block encoders based on full-search entropy-constrained vector quantisation (ECVQ) of the data, and it is verified that the MLPs are less sensitive over a wide range of rate-distortion compression points. By introducing a realistic linear model that takes into account sensitivity and the complexity performances for both systems, the authors verify that, for MLPs, the sensitivity becomes less dependent on the complexity as the expected quality loss is allowed to increase. Without setting a limit on the expected quality loss, the MLPs are consistently better than the ECVQs, both in terms of sensitivity and complexity for a precision equivalent to 6 bits.

Inspec keywords: statistical analysis; image coding; sensitivity analysis; CMOS integrated circuits; multilayer perceptrons; block codes

Other keywords: 6 bit; entropy-constrained vector quantisation; focal-plane implementation; multilayer perceptrons; statistical analysis; standard CMOS fabrication process; on-sensor block coding; analogue encoders; image compression; sensitivity analysis; transistor-count complexity

Subjects: Neural computing techniques; Other topics in statistics; Image and video coding; Computer vision and image processing techniques; Codecs, coders and decoders; CMOS integrated circuits

References

    1. 1)
      • C. Mead . (1989) Analog VLSI and neural systems.
    2. 2)
    3. 3)
      • Liñán, G.: `Diseño, de chips programables de señal mixta con bajo consumo de potencia para sistemas de vision en tiempo real', June 2002, PhD, University of Seville, Spain.
    4. 4)
    5. 5)
      • Liu, X., El Gamal, A.: `Simultaneous image formation and motion blur restoration via multiple capture', Proc. IEEE Int. Conf. Acoust. Speech Signal Process., Salt Lake City, UT, May 2001, p. III.1841–III.1844.
    6. 6)
    7. 7)
    8. 8)
    9. 9)
    10. 10)
      • G. Ferri , N.C. Guerrini . (2003) Low-voltage low-power CMOS current conveyors.
    11. 11)
    12. 12)
      • Gomes, J.G.R.C., Mello, M.J.C., Haas, H.L., Petraglia, A.: `New error sensitivity model for the analog hardware implementation of inner products', Proc. IEEE Int. Conf. Image Processing, 8–11 October 2006, Atlanta, GA, p. 3333–3336.
    13. 13)
      • Cauwenberghs, G., Waskiewicz, J.: `Analog VLSI cellular implementation of the boundary contour system', Proc. Neural Inf. Process. Syst. Conf., 30 November–5 December 1998, Denver, CO, p. 657–663.
    14. 14)
    15. 15)
      • J.G.R.C. Gomes , S.K. Mitra . A comparative study of the complexities of neural network based focal-plane image compression schemes. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. , 11 , 1185 - 1196
    16. 16)
      • Malvar, H., Hallapuro, A., Karczewicz, M., Kerofsky, L.: `Low-complexity transform and quantization with 16-bit arithmetic for H.26L', Proc. IEEE Int. Conf. Image Process., September 2002, Rochester, NY, p. II.489–II.492.
    17. 17)
    18. 18)
      • A.S. Sedra , G.W. Roberts , F. Gohh . The current conveyor: history, progress and new results. IEE Proc. G, Circuits Devices Syst. , 2 , 78 - 87
    19. 19)
      • A. Gersho , R.M. Gray . (1991) Vector quantization and signal compression.
    20. 20)
      • J. Madrenas , M. Verleysen , P. Thissen , J.L. Vox . A CMOS analog circuit for Gaussian functions. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. , 1 , 70 - 74
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds_20050315
Loading

Related content

content/journals/10.1049/iet-cds_20050315
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading