Efficient design of coplanar ripple carry adder in QCA

Efficient design of coplanar ripple carry adder in QCA

For access to this article, please select a purchase option:

Buy eFirst article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

An optimal quantum-dot cellular automata (QCA) design for full adder (FA) based on an optimal three-input exclusive-OR (XOR) gate is presented. This XOR structure utilises a new configuration of cells unlike traditional gate-level approaches. The coplanar QCA FA spans over and delays of 0.5 clock cycles with 40 cells. It achieves total energy dissipation as low as 0.144 eV at 1.5 energy level. The utility of proposed gate is leveraged to design a ripple-carry adder (RCA) as a specific application. For performance evaluation, the authors use traditional cost metrics and QCA-specific cost function. Results show that proposed n-bit RCA outperforms most of the best state-of-the-art designs known in the literature. For example, cell count (area consumption) of 4, 8, and 16 bit adders is 62% (70%), 66% (84%), and 70% (86%) less than the best coplanar RCA design results. In addition, by taking the new cost metrics into account, it is found that proposed adder performs fairly well as compared to the previous adders too. These designs are realised and simulated using QCADesigner.

Related content

This is a required field
Please enter a valid email address