Garg, Ankit; Joshi, Garima: 'Gate diffusion input based 4-bit Vedic multiplier design', IET Circuits, Devices & Systems, 2018, 12, (6), p. 764-770, DOI: 10.1049/iet-cds.2017.0454
IET Digital Library, https://digital-library.theiet.org/;jsessionid=bj3okqsesnfhp.x-iet-live-01content/journals/10.1049/iet-cds.2017.0454