Mathe, Sudha Ellison; Boppana, Lakshmi: 'Bit-parallel systolic multiplier over for irreducible trinomials with ASIC and FPGA implementations', IET Circuits, Devices & Systems, 2018, 12, (4), p. 315-325, DOI: 10.1049/iet-cds.2017.0426 IET Digital Library, https://digital-library.theiet.org/;jsessionid=ed7pt4n2k41gc.x-iet-live-01content/journals/10.1049/iet-cds.2017.0426