http://iet.metastore.ingenta.com
1887

1.2 V, 12.5 MHz fourth-order low-pass filter with 83 dB stopband attenuation using low output impedance source follower in 45 nm CMOS

1.2 V, 12.5 MHz fourth-order low-pass filter with 83 dB stopband attenuation using low output impedance source follower in 45 nm CMOS

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A source follower with improved output resistance is proposed. This improvement is achieved using shunt–shunt feedback with the help of a voltage combiner in the feedback loop which helps not only enhancing the gain but achieving reduced distortion due to improved isolation. A high-performance Sallen–Key biquad is implemented using this improved source follower and two capacitors which offer 29.3 MHz of bandwidth and almost 50 dB of stopband attenuation with the power of 2.3 mW. A fourth-order Chebyshev low-pass filter prototype is designed with a cascade of two such biquads in 45 nm complementary metal–oxide–semiconductor (CMOS). A cut-off frequency of 12.4 MHz is obtained with a stopband rejection of more than 83 dB. The power dissipation of the filter is 5.1 mW, at 1.2 V supply, and achieves an in-band third-order intercept point of +26.8 dBm. The in-band input-referred noise is , resulting in a dynamic range of 78.1 dB.

References

    1. 1)
      • 1. Razavi, B.: ‘A 2.4 GHz CMOS receiver for IEEE 802.11 wireless LANs’, IEEE J. Solid State Circuits, 1999, 34, (10), pp. 13821385.
    2. 2)
      • 2. Shi, C., Wu, Y., Ismail, M., ‘A novel low power high linearity CMOS filter’. Proc. of 43rd IEEE Midwest Symp. on Circuit and Systems, August 2000, pp. 204207.
    3. 3)
      • 3. Lai, L.S., Hsieh, H.H., Weng, P.S., et al: ‘An experimental ultra low voltage demodulator in 0.18 μm CMOS’, IEEE Trans. Microw. Theory Tech., 2009, 50, (10), pp. 23072317.
    4. 4)
      • 4. Shih, H.Y., Kuo, C.N., Chen, W.H., et al: ‘A 250 MHz 14 dB-NF 73 dB-DR analog baseband chain with digital assisted DC offset calibration for ultra wideband’, IEEE J. Solid State Circuits, 2010, 45, (2), pp. 338350.
    5. 5)
      • 5. Baker, B.C.: ‘Stop-band limitations of the Sallen-Key low-pass filter’, application notes, Texas Instruments Incorporated, available at www.ti.com, 2008.
    6. 6)
      • 6. Amico, S.D., Conta, M., Baschirotto, A.: ‘A 4.1 mW 10 MHz fourth order source follower based continuous time filter with 79-dB DR’, IEEE J. Solid State Circuits, 2006, 41, (12), pp. 27132719.
    7. 7)
      • 7. D'Amico, S., Giannini, V., Baschirotto, A., et al: ‘A 4th-order active-RC reconfigurable (UMTS/WLAN) filter’, IEEE J. Solid-State Circuits, 2006, 41, (7), pp. 16301637.
    8. 8)
      • 8. Matteis, M.D., D'Amico, S., Baschirotto, A.: ‘A 0.55 V 60 dB-DR fourth-order analog baseband filter’, IEEE J. Solid-State Circuits, 2009, 44, (9), pp. 25252534.
    9. 9)
      • 9. Wambacq, P., Giannini, V., Scheir, K., et al: ‘A 5th order 880 MHz/1.76 GHz active low-pass filter for 60 GHz communications in 40 nm digital CMOS’. Proc. of European Solid State Circuits Conf. (ESSCIRC), Seville, Spain, 2010, pp. 350353.
    10. 10)
      • 10. Amico, S.D., Spagnolo, A., Donno, A., et al: ‘A low-power analog baseband section for 60-GHz receivers in 90-nm CMOS’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2014, 62, (8), pp. 17241735.
    11. 11)
      • 11. Matteis, M.D., Pezzotta, A., Amico, S.D., et al: ‘A 33 MHz 70 dB-SNR super source follower based low pass analog filter’, IEEE J. Solid State Circuits, 2015, 50, (7), pp. 15161523.
    12. 12)
      • 12. Matteis, M.D., Baschirotto, A.: ‘A biquadratic cell based on the flipped source follower circuit’, IEEE Trans. Circuits Syst. II, Express Briefs, 2017, 64, (8), pp. 867871.
    13. 13)
      • 13. Xu, Y., Leuenberger, S., Venkatachala, P.K., et alA 0.6 mW 31 MHz 4th-order low pass filter with +29 dBm IIP3 using self coupled source follower based biquads in 0.18 μm CMOS’. Symp. on VLSI Circuits Digest of Technical Papers, 15–17 June 2016, pp. 12.
    14. 14)
      • 14. Zhang, T.T., Vai, M.I.: ‘15-nW biopotential LPFs in 0.35-μm CMOS using subthreshold-source-follower biquads with and without gain compensation’, IEEE Trans. Biomed. Circuits Syst., 2013, 7, (5), pp. 690702.
    15. 15)
      • 15. Chen, Y., Mak, P.I., Zhang, L., et al0.07 mm2, 2 mW, 75 MHz-IF, fourth-order BPF using source-follower-based resonator in 90 nm CMOS’, IET Electron. Lett., 2012, 48, (10), pp. 552554.
    16. 16)
      • 16. Chen, Y., Mak, P.I., Zhou, Y.: ‘Source follower based bi-quad cell for continuous time zero pole type filters’. Proc. of 2010 IEEE Int. Symp. on Circuits and Systems (ISCAS), May 2010, pp. 36293632.
    17. 17)
      • 17. Povoa, R., Lourenco, N., Horta, N., et al: ‘A voltage combiner biased amplifier with enhanced gain and speed using current starving’. Proc. of 2010 IEEE Int. Symp. on Circuits and Systems (ISCAS), May 2015, vol.62, no. 2, pp. 20692072.
    18. 18)
      • 18. Panigrahi, A., Parhi, A.: ‘Design of a voltage combiner based OTA with 60 dB 25 kHz UGB in CMOS’, J. Analog Integr. Circuit Signal Process., 2017, 92, (1), pp. 159165.
    19. 19)
      • 19. Wambacq, P., Gielen, G.E., Kinget, P.R., et al: ‘High frequency distortion analysis of analog integrated circuits’, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 1999, 46, (3), pp. 335345.
    20. 20)
      • 20. Fan, X., Chan, P.K.: ‘Analysis and design of low-distortion CMOS source followers’, IEEE Trans. Circuits Syst. I, Regul.Pap., 2005, 52, (8), pp. 14891501.
    21. 21)
      • 21. Carvajal, R.G., Ramirez-Angulo, J., Lopez-Martin, A.J., et al: ‘The flipped voltage follower: a useful cell for low-voltage low-power circuit design’, IEEE Trans. Circuits Syst. I, Regul.Pap., 2005, 62, (2), pp. 12761291.
    22. 22)
      • 22. Grey, P., Meyer, R.G., ‘Design of analog integrated circuits and systems’ (John Wiley Press, New York, 2001), p. 646.
    23. 23)
      • 23. Aslanzadeh, H.A., Pankratz, E.J., Sanchez-Sinencio, E., et al: ‘A 1 V 31 dBm IIP3, reconfigurable continuously tunable, power adjustable active RC LPF’, IEEE J. Solid State Circuits, 2009, 44, (2), pp. 495508.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2017.0424
Loading

Related content

content/journals/10.1049/iet-cds.2017.0424
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address