© The Institution of Engineering and Technology
A 10-bit pipelined analogue-to-digital converter (ADC) at a sampling rate of 100 MS/s utilising only metal–oxide–semiconductor (MOS) transistors is presented and designed in 1.8 V 0.18 μm standard digital complementary MOS (CMOS) n-well technology. The internal gain of value 2 of the intermediate stages is achieved by using a charge-pump-based concept that avoids the use of power-area inefficient operational amplifier. All the capacitors are realised by capacitors implemented by metal–oxide–semiconductor field-effect transistors (MOSCAPs) that allows easy integration with any inexpensive standard digital CMOS technology, and altogether giving low area-power-cost solution. A low DC gain CMOS differential amplifier in source follower configuration is used and low gain effects are calibrated digitally in the background. Peak differential non-linearity (DNL) improves from −1/+0.27 least significant bit (LSB) to −0.43/+0.57 LSB and peak integral non-linearity (INL) is reduced from −9.56/+9.3 LSB to within range of ±0.5 LSB after calibration. Also signal-to-noise plus distortion ratio (SNDR) and spurious-free dynamic range (SFDR) increase to 65.4 and 72.08 dB, respectively, after calibration.
References
-
-
1)
-
3. Hu, J., Dolev, N., Murmann, B.: ‘A 9.4-bit, 50 MS/s, 1.44-mW pipelined ADC using dynamic source follower residue amplification’, IEEE J. Solid-State Circuits, 2009, 44, pp. 1057–1068.
-
2)
-
19. Laker, K.R., Sansen, W.M.: ‘Design of analog integrated circuits and systems’ (McGraw-Hill, 1994, 1st edn.).
-
3)
-
24. Cheongyuen, T., Yun, C., Vanderhaegen, J., et al: ‘Background ADC calibration in digital domain’. Proc. IEEE Custom Integrated Circuits Conf., San Jose, CA, 2008, pp. 301–304.
-
4)
-
18. Sundstrom, T., Murmann, B., Svensson, C.: ‘Power dissipation bounds for high speed Nyquist analog-to-digital converters’, IEEE Trans. Circuit Syst.- I, Regul. Pap., 2009, 56, pp. 509–518.
-
5)
-
14. Yuan, J., Fung, S.W., Chan, K.Y., et al: ‘A 12-Bit 20 MS/s 56.3 mW pipelined ADC with interpolation-based nonlinear calibration’, IEEE Trans. Circuit Syst.-I, Regul. Pap., 2012, 59, pp. 555–565.
-
6)
-
21. Moon, U.K., Song, B.S.: ‘Background digital calibration techniques for pipelined ADC's’, IEEE Trans. Circuit Syst. –II, Analog Digit. Signal Process., 1997, 44, pp. 102–109.
-
7)
-
25. Mafi, H.R., Sodagar, A.M.: ‘A background calibration in pipelined ADCs’, Int. J. Electron. Commun., 2013, 67, pp. 729–732.
-
8)
-
15. Behr, A.T., Schneider, M.C., Noceti, F.S., et al: ‘Harmonic distortion caused by capacitors implemented with MOSFET gates’, IEEE J. Solid-State Circuits, 1992, 27, pp. 1470–1475.
-
9)
-
10. Suh, Y., Lee, J., Kim, B., et al: ‘A 10-bit 25-MS/s 1.25-mW pipelined ADC with a semidigital Gm-based amplifier’, IEEE Trans. Circuit Syst.-II, Express Briefs, 2013, 60, pp. 142–146.
-
10)
-
13. Charkhar, H., Asadi, A., Lotfi, R.: ‘A 1.8 V, 10-bit, 40 MS/s MOSFET-only pipeline analog-to-digital converter’. Proc. of IEEE Int. Symp. on Circuits and Systems, 2006, pp. 5363–5366.
-
11)
-
6. Figueiredo, M., Santos-Tavares, R., Santin, E., et al: ‘A two-stage fully differential inverter-based self-biased CMOS amplifier with high efficiency’, IEEE Trans. Circuit Syst.-I, Regul. Pap., 2011, 58, pp. 1591–1603.
-
12)
-
7. Hershberg, B., Weaver, S., Sobue, K., et al: ‘Ring amplifiers for switched capacitor circuits’, IEEE J. Solid-State Circuits, 2012, 47, pp. 2928–2942.
-
13)
-
16. Leelavattananon, K., Toumazou, C., Hughes, J.B.: ‘Linearity enhancement technique for MOSFET only SC circuits’. Proc. of the IEEE Int. Symp. on Circuits and Systems, 2000, pp. 453–456.
-
14)
-
12. McCreary, J.L.: ‘Matching properties, and voltage and temperature dependence of MOS capacitors’, IEEE J. Solid-State Circuits, 1981, 16, pp. 608–616, ..
-
15)
-
20. Singh, A., Agarwal, A.: ‘Power and area efficient pipelined ADC stage in digital CMOS technology’, IETE Tech. Rev., 2017, 34, pp. 1–9.
-
16)
-
11. Aminzadeh, H.: ‘MOSFET only pipeline analogue-to-digital converters: nonlinearity compensation by digital calibration’, Int. J. Electron., 2012, 101, pp. 158–173.
-
17)
-
22. Taherzadeh-Sani, M., Hamoui, A.A.: ‘A reconfigurable and power-scalable 10–12 bit 0.4–44 MS/s pipelined ADC with 0.35–0.5 pJ/step in 1.2 V 90 nm digital CMOS’, IEEE Trans. Circuit Syst.- I, Regul. Pap., 2013, 60, pp. 74–83.
-
18)
-
23. Haykin, S.S.: ‘Adaptive filter theory’ (Prentice-Hall, 1996, 3rd edn.).
-
19)
-
5. Shen, J., Kinget, P.R.: ‘Current-charge-pump residue amplification for ultra low-power pipelined ADCs’, IEEE Trans. Circuit Syst.-II, Express Briefs, 2011, 58, pp. 412–416.
-
20)
-
8. Lim, Y., Flynn, M.P.: ‘A 100 MS/s, 10.5 bit, 2.46 mW comparator-less pipeline ADC using self-biased ring amplifier’, IEEE J. Solid-State Circuits, 2015, 50, pp. 2331–2341.
-
21)
-
4. Murmann, B., Boser, B.E.: ‘A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification’, IEEE J. Solid-State Circuits, 2003, 38, pp. 2040–2050.
-
22)
-
1. Ahmed, I., Mulder, J., Johns, D.A.: ‘A low-power capacitive charge pump based pipelined ADC’, IEEE J. Solid-State Circuits, 2010, 45, pp. 1016–1027.
-
23)
-
9. Fang, B.N., Wu, J.T.: ‘A 10-bit 300-MS/s pipelined ADC with digital calibration and digital bias generation’, IEEE J. Solid-State Circuits, 2013, 48, pp. 670–683.
-
24)
-
17. Singh, A., Agarwal, A.: ‘Charge pump-based MOSFET-only 1.5-bit pipelined ADC stage in digital CMOS technology’, Int. J. Electron., 2016, 103, pp. 1713–1725.
-
25)
-
2. Brooks, L., Lee, H.S.: ‘A zero-crossing-based 8-bit 200 MS/s pipelined ADC’, IEEE J. Solid-State Circuits, 2007, 42, pp. 2677–2687.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2016.0525
Related content
content/journals/10.1049/iet-cds.2016.0525
pub_keyword,iet_inspecKeyword,pub_concept
6
6