access icon free Comprehensive curriculum for reconfigurable heterogeneous computer architecture education

As heterogeneity in desktop processor chips was recently promised by the major manufactures, the importance of these new architecture paradigms strongly grows. Especially if programmable CPUs are combined with reconfigurable logic like it has been done in the embedded domain, the complexity to design an energy efficient and powerful system increases. Therefore, heterogeneous system platforms have to be focused even stronger in research and education. Because the design and programming of these architectures is much more complex than using standard processor solutions, it is essential to provide thorough education programs for students. Only then will the engineers of tomorrow be able to deal with the future challenges. As a consequence, the authors restructured their curriculum to especially deal with the upcoming needs. Three courses were oriented towards the common goal of developing a real-world smart camera solution utilising heterogeneous architectures. The new combination provides various synergistic benefits and evaluation results confirm, that the overall orientation of the courses is a step in the right direction. As the basic components are already available at many other universities, their example can encourage to launch similar programmes elsewhere.

Inspec keywords: cameras; electronic engineering education; reconfigurable architectures

Other keywords: synergistic benefit; reconfigurable heterogeneous computer architecture education; standard processor solution; desktop processor chip; programmable CPU; energy efficiency; curriculum; reconfigurable logic; smart camera solution

Subjects: Image sensors; Education and training

References

    1. 1)
      • 11. Nutter, P.W., Pavlidis, V.F., Pepper, J.: ‘Efficient teaching of digital design with automated assessment and feedback’. 10th European Workshop on Microelectronics Education (EWME), 2014, pp. 203207.
    2. 2)
      • 16. Reichenbach, M., Schmidt, M., Pfundt, B., et al: ‘A new virtual hardware laboratory for remote FPGA experiments on real hardware’. Int. Conf. on E-Learning, E-Business, Enterprise Information Systems, and E-Government (EEE), 2011.
    3. 3)
      • 4. Burke, D., Shafik, R.A., Yakovlev, A.: ‘Challenges and opportunities in research and education of heterogeneous many-core applications’. 11th European Workshop on Microelectronics Education (EWME), 2016, pp. 16.
    4. 4)
      • 13. Roggow, D., Uhing, P., Jones, P., et al: ‘A project-based embedded systems design course using a reconfigurable SoC platform’. IEEE Int. Conf. on Microelectronics Systems Education (MSE), 2015, pp. 912.
    5. 5)
      • 9. Stanisavljevic, Z., Pavlovic, V., Nikolic, B., et al: ‘SDLDS – system for digital logic design and simulation’, IEEE Trans. Educ., 2013, 56, (2), pp. 235245.
    6. 6)
      • 2. ‘Intel Completes Acquisition of Altera’, 2015, Accessed 19 September 2016. Available at https://newsroom.intel.com/news-releases/intelcompletes-acquisition-of-altera/.
    7. 7)
      • 3. Hwu, W.: ‘Heterogeneous system architecture’ (Morgan Kaufmann, Boston, 2015).
    8. 8)
      • 7. Tsiopoulos, L., Johkio, F.A., Georgakarakos, G., et al: ‘Teaching many-core programming’. 10th European Workshop on Microelectronics Education (EWME), 2014, pp. 710.
    9. 9)
      • 12. Birsan, N., Hedesiu, H.C.: ‘Embedded systems platform-based design from teaching to industry or vice-versa’. 12th Int. Conf. on Optimization of Electrical and Electronic Equipment (OPTIM), 2010, pp. 10621069.
    10. 10)
      • 6. Finlayson, I., Mueller, J., Rajapakse, S., et al: ‘Introducing tetra: an educational parallel programming system’. IEEE Int. Parallel and Distributed Processing SymposiumWorkshop (IPDPSW), 2015, pp. 746751.
    11. 11)
      • 15. Reichenbach, M., Pfundt, B., Fey, D.: ‘Designing and manufacturing of real embedded multi-core CPUs: a holistic teaching approach in computer architecture’. 10th European Workshop on Microelectronics Education (EWME), 2014, pp. 213218.
    12. 12)
      • 14. Bartík, M., Pichlová, D., Kubátová, H.: ‘Hardware-software co-design: a practical course for future embedded engineers’. 5th Mediterranean Conf. on Embedded Computing (MECO), 2016, pp. 347350.
    13. 13)
      • 5. Cota de Freitas, H.: ‘Method for teaching parallelism on heterogeneous many-core processors using research projects’. Frontiers in Education Conf., 2013, pp. 108113.
    14. 14)
      • 1. ‘The first fruits of Intel's huge $16.7 billion Altera buy will come this quarter’, 2016, Accessed 19 September 2016. Available at http://www.pcworld.com/article/3023055/hardware/the-first-fruits-of-intelsbiggest-buy-ever-will-come-this-quarter.html.
    15. 15)
      • 18. Kotze, J.: ‘Introduction to Monte Carlo methods for an Ising Model of a Ferromagnet’, ArXiv e-prints, 2008, arXiv:0803.0217.
    16. 16)
      • 10. Donzellini, G., Ponta, D.: ‘Introducing field programmable gate arrays with deeds projects’. 4th Interdisciplinary Engineering Design Education Conf. (IEDEC), 2014, pp. 5865.
    17. 17)
      • 19. Burger, W., Burge, M.J.: ‘Detecting simple curves’, in Digital Image Processing (Springer, London, 2008), pp. 155171.
    18. 18)
      • 20. Niemann, H.: ‘Pattern analysis and understanding’ (Springer, Berlin, 1990, 2nd edn.).
    19. 19)
      • 8. Schmädecke, I., Leibold, C., Brückner, H.P., et al: ‘Project-organized education: from FPGA prototyping to ASIC design’. IEEE, Int. Conf. on Microelectronic Systems Education (MSE), 2013, pp. 912.
    20. 20)
      • 17. Pfundt, B., Reichenbach, M., Hartmann, C., et al: ‘Teaching heterogeneous computer architectures using smart camera systems’. 11th European Workshop on Microelectronics Education (EWME), 2016, pp. 16.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2016.0399
Loading

Related content

content/journals/10.1049/iet-cds.2016.0399
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading