http://iet.metastore.ingenta.com
1887

VLSI Architecture of Full-Search Variable-Block-Size Motion Estimation for HEVC Video Encoding

VLSI Architecture of Full-Search Variable-Block-Size Motion Estimation for HEVC Video Encoding

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Motion estimation (ME) is the most computationally intensive task in video encoding. This study proposes a full-search variable-block-size ME for the high-efficiency video coding or H.265 specification. The proposed method reduces memory requirements to a large extent by following a Morton order for data reading and a sum of absolute differences reuse strategy. The data bandwidth demand is also diminished by broadcasting data into multiple processing elements. This ME accelerator supports variable-block-size prediction blocks ranging from to , and is reconfigurable in various search ranges for a trade-off between performance and area. The proposed method for very-large-scale integration (VLSI) architecture is synthesized with 32 nm technology, and is capable of real-time encoding of ultra-high-definition (4K-UHD, at 30 Hz) video with a search range of 64 pixels in both horizontal and vertical directions, operating at a frequency of 282 MHz.

References

    1. 1)
      • 1. Sullivan, G., Ohm, J., Han, W.-J., et al: ‘Overview of the high efficiency video coding (HEVC) standard’, IEEE Trans. Circuits Syst. Video Technol., 2012, 22, (12), pp. 16491668.
    2. 2)
      • 2. Ohm, J., Sullivan, G., Schwarz, H., et al: ‘Comparison of the coding efficiency of video coding standards – including high efficiency video coding (HEVC)’, IEEE Trans. Circuits Syst. Video Technol., 2012, 22, (12), pp. 16691684.
    3. 3)
      • 3. Chen, Z., Xu, J., He, Y., et al: ‘Fast integer-pel and fractional-pel motion estimation for H.264/AVC’, J. Vis. Commun. Image Represent., 2006, 17, (2), pp. 264290, Introduction: Special Issue on emerging H.264/AVC video coding standard.
    4. 4)
      • 4. Tham, J.Y., Ranganath, S., Ranganath, M., et al: ‘A novel unrestricted center biased diamond search algorithm for block motion estimation’, IEEE Trans. Circuits Syst. Video Technol., 1998, 8, (4), pp. 369377.
    5. 5)
      • 5. Li, R., Zeng, B., Liou, M.L.: ‘A new three-step search algorithm for block motion estimation’, IEEE Trans. Circuits Syst. Video Technol., 1994, 4, (4), pp. 438442.
    6. 6)
      • 6. Tourapis, A.M.: ‘Enhanced predictive zonal search for single and multiple frame motion estimation’, SPIE Vis. Commun. Image Process., 2002, 4671, pp. 10691079.
    7. 7)
      • 7. Ndili, O., Ogunfunmi, T.: ‘Algorithm and architecture co-design of hardware-oriented, modified diamond search for fast motion estimation in H.264/AVC’, IEEE Trans. Circuits Syst. Video Technol., 2011, 21, (9), pp. 12141227.
    8. 8)
      • 8. Tsai, A.C., Bharanitharan, K., Wang, J.F., et al: ‘Effective search point reduction algorithm and its VLSI design for HDTV H.264/AVC variable block size motion estimation’, IEEE Trans. Circuits Syst. Video Technol., 2012, 22, (7), pp. 981988.
    9. 9)
      • 9. Hsia, S.C., Hong, P.Y.: ‘Very large scale integration (VLSI) implementation of low complexity variable block size motion estimation for H.264/AVC coding’, IET Circuits Devices Syst., 2010, 4, (5), pp. 414424.
    10. 10)
      • 10. Jou, S.Y., Chang, S.J., Chang, T.S.: ‘Fast motion estimation algorithm and design for real time QFHD high efficiency video coding’, IEEE Trans. Circuits Syst. Video Technol., 2015, 25, (9), pp. 15331544.
    11. 11)
      • 11. Kao, C.Y., Lin, Y.L.: ‘A memory-efficient and highly parallel architecture for variable block size integer motion estimation in H.264/AVC’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2010, 18, (6), pp. 866874.
    12. 12)
      • 12. Byun, J., Jung, Y., Kim, J.: ‘Design of integer motion estimator of HEVC for asymmetric motion-partitioning mode and 4K-UHD’, Electron. Lett., 2013, 49, (18), pp. 11421143.
    13. 13)
      • 13. Podder, P.K., Paul, M., Murshed, M.: ‘Efficient coding strategy for HEVC performance improvement by exploiting motion features’. 2015 IEEE Int. Conf. on Acoustics, Speech and Signal Processing (ICASSP), April 2015, pp. 14141418.
    14. 14)
      • 14. Shen, L., Liu, Z., Zhang, X., et al: ‘An effective CU size decision method for HEVC encoders’, IEEE Trans. Multimed., 2013, 15, (2), pp. 465470.
    15. 15)
      • 15. Shen, L., Zhang, Z., Liu, Z.: ‘Adaptive inter-mode decision for HEVC jointly utilizing inter-level and spatiotemporal correlations’, IEEE Trans. Circuits Syst. Video Technol., 2014, 24, (10), pp. 17091722.
    16. 16)
      • 16. Xiong, J., Li, H., Meng, F., et al: ‘Fast HEVC inter CU decision based on latent sad estimation’, IEEE Trans. Multimed., 2015, 17, (12), pp. 21472159.
    17. 17)
      • 17. Zhang, J., Li, B., Li, H.: ‘An efficient fast mode decision method for inter prediction in HEVC’, IEEE Trans. Circuits Syst. Video Technol., 2015, PP, (99), p. 1.
    18. 18)
      • 18. Medhat, A., Shalaby, A., Sayed, M.S., et al: ‘Adaptive low complexity motion estimation algorithm for high efficiency video coding encoder’, IET Image Process.., 2016, 10, (6), pp. 438447.
    19. 19)
      • 19. Luo, F., Ma, S., Ma, J., et al: ‘Multiple layer parallel motion estimation on GPU for high efficiency video coding (HEVC)’. 2015 IEEE Int. Symp. on Circuits and Systems (ISCAS), May 2015, pp. 11221125.
    20. 20)
      • 20. Radicke, S., Hahn, J.U., Wang, Q., et al: ‘Bi-predictive motion estimation for HEVC on a graphics processing unit (GPU)’, IEEE Trans. Consum. Electron., 2014, 60, (4), pp. 728736.
    21. 21)
      • 21. Radicke, S., Hahn, J.U., Wang, Q., et al: ‘A parallel HEVC intra prediction algorithm for heterogeneous CPU + GPU platforms’, IEEE Trans. Broadcast., 2016, 62, (1), pp. 103119.
    22. 22)
      • 22. Xiao, W., Li, B., Xu, J., et al: ‘HEVC encoding optimization using multicore CPUs and GPUs’, IEEE Trans. Circuits Syst. Video Technol., 2015, 25, (11), pp. 18301843.
    23. 23)
      • 23. Hu, N., Yang, E.H.: ‘Fast motion estimation based on confidence interval’, IEEE Trans. Circuits Syst. Video Technol., 2014, 24, (8), pp. 13101322.
    24. 24)
      • 24. Yang, S.H., Jiang, J.Z., Yang, H.J.: ‘Fast motion estimation for HEVC with directional search’, Electron. Lett., 2014, 50, (9), pp. 673675.
    25. 25)
      • 25. Zupancic, I., Blasi, S.G., Izquierdo, E.: ‘Multiple early termination for fast HEVC coding of UHD content’. 2015 IEEE Int. Conf. on Acoustics, Speech and Signal Processing (ICASSP), April 2015, pp. 14191423.
    26. 26)
      • 26. Pastuszak, G., Trochimiuk, M.: ‘Algorithm and architecture design of the motion estimation for the H.265/HEVC 4K-UHD encoder’, J. Real-Time Image Process., 2016, 12, (2), pp. 517529.
    27. 27)
      • 27. Vayalil, N.C., Safari, A., Kong, Y.: ‘ASIC design in residue number system for calculating minimum sum of absolute differences’. 2015 Tenth Int. Conf. on Computer Engineering Systems (ICCES), December 2015, pp. 129132.
    28. 28)
      • 28. Dinh, V.N., Phuong, H.A., Duc, D.V., et al: ‘High speed SAD architecture for variable block size motion estimation in HEVC encoder’. 2016 IEEE Sixth Int. Conf. on Communications and Electronics (ICCE), July 2016, pp. 195198.
    29. 29)
      • 29. Nalluri, P., Alves, L.N., Navarro, A.: ‘A novel SAD architecture for variable block size motion estimation in HEVC video coding’. 2013 Int. Symp. on System on Chip (SoC), October 2013, pp. 14.
    30. 30)
      • 30. D'huys, T.P.K.C., Momcilovic, S., Pratas, F., et al: ‘Reconfigurable data flow engine for HEVC motion estimation’. IEEE Int. Conf. on Image Processing (ICIP), August 2014.
    31. 31)
      • 31. Chen, C., Chien, S., Huang, Y., et al: ‘Analysis and architecture design of variable block-size motion estimation for H.264/AVC’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2006, 53, (3), pp. 578593.
    32. 32)
      • 32. Samet, H.: ‘The design and analysis of spatial data structures’ (Addison-Wesley, Reading, MA, 1990).
    33. 33)
      • 33. Kim, I.K., Lee, S., Cheon, M.S., et al: ‘Coding efficiency improvement of HEVC using asymmetric motion partitioning’. 2012 IEEE Int. Symp. on Broadband Multimedia Systems and Broadcasting (BMSB), June 2012, pp. 14.
    34. 34)
      • 34. Alcocer, E., Gutierrez, R., Lopez-Granado, O., et al: ‘Design and implementation of an efficient hardware integer motion estimator for an HEVC video encoder’, J. Real-Time Image Process., 2016, pp. 111, DOI: 10.1007/s11554-016-0572-4.
    35. 35)
      • 35. Ding, L.F., Chen, W.Y., Tsung, P.K., et al: ‘A 212 M pixels 4096 × 2160 p multiview video encoder chip for 3D/quad full HDTV applications’, IEEE J. Solid-State Circuits, 2010, 45, (1), pp. 4658.
    36. 36)
      • 36. Zhou, D., Zhou, J., He, G., et al: ‘A 1.59 G pixel/s motion estimation processor with −211 to +211 search range for UHDTV video encoder’, IEEE J. Solid-State Circuits, 2014, 49, (4), pp. 827837.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2016.0267
Loading

Related content

content/journals/10.1049/iet-cds.2016.0267
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address