In this study, the analogue performance of radio-frequency (RF) range amplifiers and ring oscillators designed using fully depleted silicon on insulator (FDSOI) metal–oxide–semiconductor field-effect transistors (MOSFETs) is studied for different back oxide (BOX) thickness. The analysis exemplifies the need for BOX thickness variation analysis for the superior analogue/RF performance. The analogue parameters of the circuit analysed for different BOX thickness are the bandwidth, the linearity and the power consumption. The study shows that for an FDSOI MOSFET-based amplifier circuit, with increasing BOX thickness the bandwidth increases and the gain decreases. Also an optimum value of gain–bandwidth product for the amplifier is proposed considering the BOX thickness and the gate length of the device. It is also shown that frequency of oscillation for the ring oscillators increases with increasing BOX thickness.

References

1. 1)
  - 22. Razavi, B.: ‘Design of analog CMOS integrated circuits’ (New Delhi, TMH, 2002).
2. 2)
  - 10. International technology roadmaps for semiconductors (ITRS), 2012, http://www.itrs2.net/.
3. 3)
  - 9. Fujiwara, M., Morooka, T., Yasutake, N., et al: ‘Impact of BOX scaling on 30 nm gate length FDSOI MOSFET’. IEEE Int. SOI Conf., 2005 Proc., 3–6 October 2005, pp. 180–182.
4. 4)
  - 1. Tham, J.L., Hull, C., Ali, A., et al: ‘A direct-conversion transceiver chip set for 900 MHz (ISM band) spread-spectrum digital cordless telephone’. 1996 IEEE Int. Symp. on Circuits and Systems, 12–15 May 1996, vol. 4, pp. 85–88.
5. 5)
  - 9. Lundstrom, M., Ren, Z.: ‘Essential physics of carrier transport in nanoscale MOSFETs’, IEEE Trans. Electron Devices, 2002, 49, (133), pp. 133–141 (doi: 10.1109/16.974760).
6. 6)
  - 23. Collaert, N., Dixit, A., Goodwin, M., et al: ‘A functional 41-stage ring oscillator using scaled FinFET devices with 25 nm gate lengths and 10 nm fin widths applicable for the 45 nm CMOS node’, IEEE Electron Device Lett.., 2004, 25, (8), pp. 568–570 (doi: 10.1109/LED.2004.831585).
7. 7)
  - 16. Arora, N.D., Hauser, J.R., Roulston, D.J.: ‘Electron and hole mobilities in silicon as a function of concentration and temperature’, IEEE Trans. Electron Devices, 1982, 29, pp. 292–295 (doi: 10.1109/T-ED.1982.20698).
8. 8)
  - 17. Uchida, K., Koga, J., Ohba, R., et al: ‘Experimental evidences of quantum-mechanical effects on low-field mobility, gate-channel capacitance, and threshold voltage of ultrathin body SOI MOSFETs’. Int. Electron Devices Meeting, Technical Digest, 2001, pp. 29.4.1–29.4.4.
9. 9)
  - 2. Hashimoto, K., Kamins, T.I., Cham, K., et al: ‘Characteristics of submicrometer CMOS transistors in implanted-buried-oxide SOI films’. Int. Electron Devices Meeting, 1985, vol. 31, pp. 672–675.
10. 10)
  - 6. Aubertonherve, A.J., Joly, J.P., Jeuch, P., et al: ‘Device performances of a submicron SOI technology’. 1984 Int. Electron Devices Meeting, 1984, vol. 30, pp. 808–811.
11. 11)
  - 11. Synopsis Inc.: ‘Sentaurus TCAD manuals’ (Synopsys Inc., Mountain View, CA, 2009).
12. 12)
  - 19. Allen, P.E., Holberg, D.R.: ‘CMOS analog circuit design’ (New Delhi, Oxford University Press, 2002).
13. 13)
  - 18. Kang, S.-M., Leblebici, Y.: ‘CMOS digital integrated circuits’ (New Delhi, Tata McGraw-Hill Education, 2003).
14. 14)
  - 15. Esseni, D., Mastrapasqua, M., Celler, G.K., et al: ‘Low field mobility of ultra-thin SOI N- and P-MOSFETs: measurements and implications on the performance of ultra-short MOSFETs’. IEDM Technical Digest, 2000, pp. 671–674.
15. 15)
  - 21. Bianchi, D., Quaglia, F., Mazzanti, A., et al: ‘Analysis and design of a high voltage integrated class-B amplifier for ultra-sound transducers’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2014, 61, (7), pp. 1942–1951 (doi: 10.1109/TCSI.2014.2298284).
16. 16)
  - 5. Yang, R., Qian, H., Li, J., et al: ‘SOI technology for radio-frequency integrated-circuit applications’, IEEE Trans. Electron Devices, 2006, 53, (6), pp. 1310–1316 (doi: 10.1109/TED.2006.874240).
17. 17)
  - 20. Razavi, B.: ‘RF microelectronics’ (New Delhi, Prentice-Hall, 2011).
18. 18)
  - 7. Wilk, S.J., Lepkowski, W., Thornton, T.J.: ‘T.J ‘32 dBm power amplifier on 45 nm SOI CMOS’, IEEE Microw. Wirel. Compon. Lett., 2013, 23, (3), pp. 161–163 (doi: 10.1109/LMWC.2013.2245413).
19. 19)
  - 4. Faynot, O., Andrieu, F., Weber, O., et al: ‘Planar fully depleted SOI technology: a powerful architecture for the 20 nm node and beyond’. IEEE Int. Electron Devices Meeting (IEDM), 2010, 6–8 December 2010, pp. 3.2.1–3.2.4.
20. 20)
  - 8. Liu, H.Q., Goh, W.L., Siek, L., et al: ‘A low-noise multi-GHz CMOS multiloop ring oscillator with coarse and fine frequency tuning’, IEEE Trans. on Very Large Scale Integr. (VLSI) Syst., 2009, 17, (4), pp. 571–577 (doi: 10.1109/TVLSI.2008.2011206).
21. 21)
  - 13. Fossum, J.G., Lee, D.S.: ‘A physical model for the dependence of carrier lifetime on doping density in nondegenerate silicon’, Solid State Electron., 1982, 25, pp. 741–747 (doi: 10.1016/0038-1101(82)90203-9).
22. 22)
  - 27. Saha, S.: ‘MOSFET test structures for two-dimensional device simulation’, Solid-State Electron., 1995, 38, (1), pp. 69–73 (doi: 10.1016/0038-1101(94)E0050-O).
23. 23)
  - 3. Magarshack, P., Flatresse, P., Cesana, G.: ‘UTBB FD-SOI: a process/design symbiosis for breakthrough energy-efficiency’. Design, Automation & Test in Europe Conf. & Exhibition (DATE), 2013, 18–22 March 2013, pp. 952–957.

Study on effect of back oxide thickness variation in FDSOI MOSFET on analogue circuit performance

References

Related content