This study investigates the performance of the junctionless accumulation-mode (JAM) bulk FinFETs. Different electrical parameters are simulated and analysed for the device with different gate spacer's lengths and materials. Spacers having dielectric constants between 1 and 22 are used to compare the device performance, whereas different spacer lengths are considered in order to understand the effect of spacer engineering. Importance is given to investigate the analogue and radio frequency (RF) performances by computing transconductance (g_m ), transconductance generation factor (g_m /I _d), cut-off frequency (f_T ), maximum frequency of oscillation (f _max) and so on. The device under study shows better ON–OFF current ratio, transconductance, transconductance generation factor using gate spacer having high k-value. However, because of increased gate capacitances, its RF performance degrades with increase in dielectric constant of the spacer used. The effects of downscaling of channel length (L) on analogue performance of the proposed junctionless accumulation mode device have also been presented. It has been observed that the analogue/RF performance of the device can be improved by reducing the spacer length.

References

1. 1)
  - 12. Lazaro, B.I.: ‘RF and noise performance of double gate and single gate SOI’, Solid-State Electron., 2006, 50, (5), pp. 826–842 (doi: 10.1016/j.sse.2006.03.042).
2. 2)
  - 37. Sarkar, A., Das, A.K., De, S., et al: ‘Effect of gate engineering in double-gate MOSFETs for analog/RF applications’, Microelectron. J., 2012, 43, pp. 873–882 (doi: 10.1016/j.mejo.2012.06.002).
3. 3)
  - 21. Ranade, P., Choi, Y.-K., Ha, D., et al: ‘Tunable work function molybdenum gate technology for FDSOI-CMOS’. Int. Electron Devices Meeting, 2002. IEDM '02, San Francisco, CA, USA, 2002, pp. 363–366.
4. 4)
  - 10. Choi, J.H., Kim, T.K., Moon, J.M., et al: ‘Origin of device performance enhancement of junctionless accumulation-mode (JAM) bulk FinFETs with high-κ gate spacers’, IEEE Electron Device Lett., 2014, 35, (12), pp. 1182–1184 (doi: 10.1109/LED.2014.2364093).
5. 5)
  - 23. The International Technology Roadmap for Semiconductors, Available at: http://www.itrs.net.
6. 6)
  - 13. Raskin, J.-P., Chung, T.M., Kilchytska, V., et al: ‘Analog/RF performance of multiple gate SOI devices: wideband simulations and characterization’, IEEE Trans. Electron Devices, 2006, 53, (5), pp. 1088–1095 (doi: 10.1109/TED.2006.871876).
7. 7)
  - 5. Singh, N., Agarwal, A., Bera, L.K., , et al: ‘High-performance fully depleted silicon nanowire (diameter ≤5 nm) gate-all around CMOS devices’, IEEE Electron Device Lett., 2006, 27, pp. 383–386 (doi: 10.1109/LED.2006.873381).
8. 8)
  - 34. Murmann, B., Nikaeen, P., Connelly, D.J., et al: ‘Impact of scaling on analog performance and associated modeling needs’, IEEE Trans. Electron Devices, 2006, 53, (9), pp. 2160–2167 (doi: 10.1109/TED.2006.880372).
9. 9)
  - 5. Mohankumar, N., Syamal, B., Sarkar, C.K.: ‘Influence of channel and gate engineering on the analog and RF performance of DG MOSFETs’, IEEE Trans. Electron Devices, 2010, 57, (4), pp. 820–826 (doi: 10.1109/TED.2010.2040662).
10. 10)
  - 22. Device simulator ATLAS User manual. Silvaco Int., Santa Clara, CA, May 2011, Available at: http://www.silvaco.com.
11. 11)
  - 20. Hussain, M.M., Smith, C.E., Harris, H.R., et al: ‘Gate-first integration of tunable work function metal gates of different thicknesses into high-k/metal gates CMOS FinFETs for multi-VTh engineering’, Trans. Electron Devices, 2010, 57, (3), pp. 626–631 (doi: 10.1109/TED.2009.2039097).
12. 12)
  - 17. Gundapaneni, S., Ganguly, S., Kottantharayil, A., et al: ‘Bulk planer junctionless tran-sistor (BPJLT): An attractive device alternative for scaling’, IEEE Elec. Dev. Lett., 2011, 32, (3), pp. 261–263 (doi: 10.1109/LED.2010.2099204).
13. 13)
  - 4. Lee, C.-W., Borne, A., Ferain, I., et al: ‘High-temperature performance of silicon junctionless MOSFETs’, IEEE Trans. Electron Devices, 2010, 57, pp. 620–625 (doi: 10.1109/TED.2009.2039093).
14. 14)
  - 3. Sorée, B., Magnus, W., Pourtois, G.: ‘Analytical and self-consistent quantum mechanical model for a surrounding gate MOS nanowire operated in JFET mode’, J. Computat. Electron., 2008, 7, (3), pp. 380–383 (doi: 10.1007/s10825-008-0217-3).
15. 15)
  - 8. Kim, T.K., Kim, D.H., Yoon, Y.G., et al: ‘First demonstration of junctionless accumulation-mode bulk FinFETs with robust junction isolation’, IEEE Electron Device Lett., 2013, 34, (12), pp. 1479–1481 (doi: 10.1109/LED.2013.2283291).
16. 16)
  - 1. Colinge, J.P.: ‘FinFETs and other multi-gate transistors’ (Springer, 2008).
17. 17)
  - 31. Gaynor, B.D., Hassoun, S.: ‘Fin shape impact on FinFET leakage with application to multithreshold and ultralow-leakage FinFET design’, IEEE Trans. Electron Devices, 2014, 61, (8), pp. 2738–2744 (doi: 10.1109/TED.2014.2331190).
18. 18)
  - 9. Ghosh, D., Parihar, M.S., Armstrong, G.A., et al: ‘High-performance junctionless MOSFETs for ultralow-power analog/RF applications’, IEEE Electron Device Lett., 2012, 33, (10), pp. 1477–1479 (doi: 10.1109/LED.2012.2210535).
19. 19)
  - 32. Moldovan, O., Jimenez, D., Guitart, J.R., et al: ‘Explicit analytical charge and capacitance models of undoped double-gate MOSFETs’, IEEE Trans. Electron Devices, 2007, 54, (7), pp. 1718–1724 (doi: 10.1109/TED.2007.899402).
20. 20)
  - 15. Duarte, J.P., Kim, M.-S., Choi, S.-J., et al: ‘A compact model of quantum electron density at the sub-threshold region for double-gate junctionless transistors’, IEEE Trans. Electron Devices, 2012, 59, pp. 1008–1012 (doi: 10.1109/TED.2012.2185827).
21. 21)
  - 25. Sachid, A.B., Francis, R., Baghini, M. S.: ‘Sub-20 nm gate length FinFET design: can high-κ spacers make a difference?’. 2008 IEEE Int. Electron Devices Meeting, San Francisco, CA, 2008, pp. 1–4.
22. 22)
  - 35. Sarkar, A., De, S., Dey, A., et al: ‘1/f noise and analogue performance study of short-channel cylindrical surrounding gate MOSFET using a new subthreshold analytical pseudo-two-dimensional model’, IET Circuits, Devices Syst., 2012, 6, (1), p. 28 (doi: 10.1049/iet-cds.2011.0093).
23. 23)
  - 6. Toledano-Luque, M., Matagne, P., Sibaja-Hernández, A., et al: ‘Superior reliability of junctionless pFinFETs by reduced oxide electric field’, IEEE Electron Device Lett., 2014, 35, (12), pp. 1179–1181 (doi: 10.1109/LED.2014.2361769).
24. 24)
  - 26. Saini, G., Rana, A.K.: ‘Physical scaling limits of FinFET structure: a simulation study’, Int. J. VLSI Des. Commun. Syst. (VLSICS), 2011, 2, (1), pp. 26–35 (doi: 10.5121/vlsic.2011.2103).
25. 25)
  - 19. Mohapatra, S.K., Pradhan, K.P., Singh, D., et al: ‘The role of geometry parameters and fin aspect ratio of sub-20 nm SOI-FinFET: an analysis towards analog and RF circuit design’, IEEE Trans. Nanotechnol., 2015, 14, (3), pp. 546–554 (doi: 10.1109/TNANO.2015.2415555).
26. 26)
  - 24. Pradhan, K.P., Priyanka, M., Sahu, P.K.: ‘Exploration of symmetric high-k spacer (SHS) hybrid FinFET for high performance application’, Superlattices and Microstructures, 2016, 90, pp. 191–197 (doi: 10.1016/j.spmi.2015.12.005).
27. 27)
  - 27. Poljak, M., Jovanović, V., Suligoj, T.: ‘Improving bulk FinFET DC performance in comparison to SOI FinFET’, Microelectron. Eng., 2009, 86, (10), pp. 2078–2085 (doi: 10.1016/j.mee.2009.01.066).
28. 28)
  - 38. Kranti, A., Raskin, J.-P., Armstrong, G.A.: ‘Optimizing FinFET geometry and parasitics for RF applications’. Proc. 2008 IEEE Int. SOI Conf., pp. 123–124.
29. 29)
  - 33. Koley, K., Dutta, A., Syamal, B., et al: ‘Subthreshold analog/RF performance enhancement of underlap DG FETs with high-K spacer for low power applications’, IEEE Trans. Electron Devices, 2013, 60, (1), pp. 63–69 (doi: 10.1109/TED.2012.2226724).
30. 30)
  - 19. Ha, D., Takeuchi, H., Choi, Y.-K., et al: ‘Molybdenum gate technology for ultrathin-body MOSFETs and FinFETs’, Trans. Electron Devices, 2004, 51, (12), pp. 1989–2004 (doi: 10.1109/TED.2004.839752).
31. 31)
  - 17. Zhao, H., Yeo, Y.-C., Rustagi, S.C., et al: ‘Analysis of the effects of fringing electric field on FinFET device performance and structural optimization using 3-D simulation’, IEEE Trans. Electron Devices, 2008, 55, (5), pp. 1177–1184 (doi: 10.1109/TED.2008.919308).
32. 32)
  - 11. Han, M.-H., Chang, C.-Y., Chen, H.-B., et al: ‘Performance comparison between bulk and SOI junctionless transistors’, IEEE Electron Device Lett., 2013, 34, (2), pp. 169–171 (doi: 10.1109/LED.2012.2231395).
33. 33)
  - 30. Chen, J., Assaderaghi, F., Ko, P.K., et al: ‘The enhancement of gate-induced-drain-leakage (GIDL) current in short-channel SOI MOSFET and its application in measuring lateral bipolar current gain beta’, IEEE Electron Device Lett., 1992, 13, (11), pp. 572–574 (doi: 10.1109/55.192844).
34. 34)
  - 28. Subramanian, V., Mercha, A., Parvais, B., et al: ‘Impact of fin width on digital and analog performances of n-FinFETs’, Solid-State Electron., 2007, 51, (4), pp. 551–559 (doi: 10.1016/j.sse.2007.02.003).
35. 35)
  - 14. Baruah, R.K., Paily, R.P.: ‘The effect of high-k gate dielectrics on device and circuit performances of a junctionless transistor’, J. Computat. Electron., 2015, 14, (2), pp. 492–499, doi: 10.1007/s10825-015-0670-8.
36. 36)
  - 16. Sachid, A.B., Manoj, C., Sharma, D.K., et al: ‘Gate fringe-induced barrier lowering in underlap FinFET structures and its optimization’, IEEE Electron Device Lett., 2008, 29, (1), pp. 128–130 (doi: 10.1109/LED.2007.911974).
37. 37)
  - 2. Colinge, J.-P.: ‘Multi-gate SOI MOSFETs’, Microelectron. Eng., 2007, 84, pp. 2071–2076 (doi: 10.1016/j.mee.2007.04.038).
38. 38)
  - 29. Choi, S.J., Moon, D.I., Kim, S., et al: ‘Sensitivity of threshold voltage to nanowire width variation in junctionless transistors’, IEEE Electron Device Lett., 2011, 32, (2), pp. 125–127 (doi: 10.1109/LED.2010.2093506).
39. 39)
  - 40. Razavi, B.: ‘Design of analog CMOS integrated circuits’ (McGraw-Hill, New York, 2002).
40. 40)
  - 18. Wong, B., Mittal, A., Cao, Y., et al: ‘Nano-CMOS circuit and physical design’ (Wiley-IEEE Press, 2004).

Spacer engineering for performance enhancement of junctionless accumulation-mode bulk FinFETs

References

Related content