© The Institution of Engineering and Technology
Digital pulse width modulation (DPWM) is the main process involved in power conversion of digitally controlled switching power converters. Sampling frequency of analogue to digital (A/D) converter and clock frequency of digital controllers are the two constraints which create time delay in output of the modulator gating pulses. Time delay produces the major effect in terms of low frequency oscillations when the converter operates at high switching frequency. In this study the effect of sampling frequency and clock frequency has been analysed in time domain. The aim of this study is to develop instantaneous mathematical equations for DPWM output, rising edges delay, falling edges delay and develop the analytical method through which the effect of sampling frequency and clock frequency can be minimised. The uniform multisampling technique has been used to develop the mathematical equations for different types of carriers. The clock frequency has been considered for higher frequency operation of the converters. The modulator delay depends upon the sampling frequency, clock frequency, modulation index of modulating to control signal, and the rate of change of the modulating signal. The analytical results are verified through the Xilinx system generator MATLAB/Simulink simulation, and the laboratory experimental results.
References
-
-
1)
-
20. Walker, G.R.: ‘Digitally-implemented naturally sampled PWM suitable for multilevel converter control’, IEEE Trans. Power Electron., 2003, 18, (6), pp. 1322–1329 (doi: 10.1109/TPEL.2003.818831).
-
2)
-
24. Kumar, M., Gupta, R.: ‘Analysis of voltage and current for multicarrier based multilevel inverter’. Students Conf. on Engineering and Systems (SCES), 2014, pp. 1–6.
-
3)
-
22. Holmes, D.G., Lipo, T.A.: ‘Pulse width modulation for power converters’ (IEEE Press, Piscataway, NJ, 2003).
-
4)
-
4. Ormaetxea, E., Andreu, J., Kortabarria, I., et al: ‘Matrix converter protection and computational capabilities based on a system on chip design with an FPGA’, IEEE Trans. Power Electron., 2011, 26, (1), pp. 272–287 (doi: 10.1109/TPEL.2010.2062539).
-
5)
-
7. Jiang, D., Burgos, R., Wang, F., et al: ‘Temperature dependent characteristics of SiC devices: performance evaluation and loss calculation’, IEEE Trans. Power Electron., 2012, 27, (2), pp. 1013–1024 (doi: 10.1109/TPEL.2011.2159624).
-
6)
-
10. Kuo, B.C.: ‘Digital control systems’ (Oxford Univ. Press, New York, 1992).
-
7)
-
6. Lakka, M., Koutroulis, E., Dollas, A.: ‘Development of an FPGA-based SPWM generator for high switching frequency DC/AC inverters’, IEEE Trans. Power Electron, 2014, 29, pp. 356–365 (doi: 10.1109/TPEL.2013.2253216).
-
8)
-
2. Patella, B., Prodic, A., Zirger, A., et al: ‘High-frequency digital controller PWM controller IC for DC–DC converters’, IEEE Trans. Power Electron., 2003, 18, pp. 438–446 (doi: 10.1109/TPEL.2002.807121).
-
9)
-
1. Corradini, L., Mattavelli, P.: ‘Modeling of multisampled pulse width modulators for digitally controlled DC–DC converters’, IEEE Trans. Power Electron., 2008, 23, (4), pp. 1839–1847 (doi: 10.1109/TPEL.2008.925422).
-
10)
-
1. Selvamuthukumaran, R., Gupta, R.: ‘Rapid prototyping of power electronics converters for photovoltaic system application using Xilinx system generator’, IET Power Electron., 2014, 7, (9), pp. 2269–2278 (doi: 10.1049/iet-pel.2013.0736).
-
11)
-
3. Peterchev, A.V., Sanders, S.R.: ‘Quantization resolution and limit cycling in digitally controlled PWM converters’, IEEE Trans. Power Electron., 2003, 18, (1), pp. 301–308 (doi: 10.1109/TPEL.2002.807092).
-
12)
-
9. McGrath, B.P., Holmes, D.G.: ‘Multicarrier PWM strategies for multilevel inverters’, IEEE Trans. Ind. Electron., 2002, 49, pp. 858–867 (doi: 10.1109/TIE.2002.801073).
-
13)
-
16. VandeSype, D.M., DeGusseme, K., DeBelie, F.M.L.L., et al: ‘Small-signal z-domain analysis of digitally controlled converters’, IEEE Trans. Power Electron., 2006, 21, (2), pp. 470–478 (doi: 10.1109/TPEL.2005.869758).
-
14)
-
18. Colodro, F., Torralba, A.: ‘Impact of finite impulse response digital-to-analogue converter delay on the stability of continuous-time sigma-delta modulators with pulse-with modulation in the feedback path’, IET Circuits Devices Syst., 2010, 4, (3), pp. 218–226 (doi: 10.1049/iet-cds.2009.0106).
-
15)
-
26. Gopal, M.: ‘Digital control and state variable methods’ (Tata McGraw-Hill, 2009).
-
16)
-
1. Maiti, A., Choudhuri, S., Bera, J., et al: ‘Development of microcontroller based single phase SPWM inverter with remote control facility’. Proc. Joint Int. Conf. Power Electronics, Drives Energy Systtem/Power India, 2010, pp. 1–5.
-
17)
-
12. Kumar, M., Gupta, R.: ‘Time-domain analysis of sampling effect in DPWM of DC–DC converters’, IEEE Trans. Ind. Electron., 2015, 62, (11), pp. 6915–6924 (doi: 10.1109/TIE.2015.2437352).
-
18)
-
28. Parma, G.G., Dinavahi, V.: ‘Real-time digital hardware simulation of power electronics and drives’, IEEE Trans. Power Deliv., 2007, 22, (2), pp. 1235–1246 (doi: 10.1109/TPWRD.2007.893620).
-
19)
-
3. Wu, Y., Shafi, M.A., Knight, A.M., et al: ‘Comparison of the effects of continuous and discontinuous PWM schemes on power losses of voltage-sourced inverters for induction motor drives’, IEEE Trans. Power Electron., 2011, 26, (1), pp. 182–191 (doi: 10.1109/TPEL.2010.2054837).
-
20)
-
8. Wrzecionko, B., Bortis, D., Biela, J., et al: ‘Novel AC-coupled gate driver for ultrafast switching of normally off SiC JFETs’, IEEE Trans. Power Electron., 2012, 27, (7), pp. 3452–3463 (doi: 10.1109/TPEL.2011.2182209).
-
21)
-
23. Holmes, D.G., McGrath, B.P.: ‘Opportunities for harmonic cancellation with carrier based PWM for two-level and multilevel cascaded inverters’, IEEE Trans. Ind. Appl., 2001, 37, (2), pp. 574–582 (doi: 10.1109/28.913724).
-
22)
-
9. Valle-Mayorga, J., Gutshall, C.P., Phan, K.M., et al: ‘High temperature silicon-on-insulator gate driver for SiC-FET power modules’, IEEE Trans. Power Electron., 2012, 27, (11), pp. 4417–4424 (doi: 10.1109/TPEL.2011.2182213).
-
23)
-
2. Wu, F.J., Sun, B., Peng, H.R.: ‘Single-phase three-level SPWM scheme suitable for implementation with DSP’, Electron. Lett., 2011, 47, (17), pp. 994–996 (doi: 10.1049/el.2011.1969).
-
24)
-
17. Chang, Y.-T., Lai, Y.-S.: ‘Effect of sampling frequency of A/D converter on controller stability and bandwidth of digital-controlled power converter’. 7th Int. Conf. in Power Electron., 2007, pp. 625–629.
-
25)
-
6. Buccella, C., Cecati, C., Latafat, H.: ‘Digital control of power converters—a survey’, IEEE Trans. Ind. Inf., 2012, 8, (3), pp. 437–447 (doi: 10.1109/TII.2012.2192280).
-
26)
-
3. Peng, H., Prodic, A., Alarcón, E., Maksimovic, D.: ‘Modeling of quantization effects in digitally controlled dc–dc converters’, IEEE Trans. Power Electron., 2007, 22, (1), pp. 208–215 (doi: 10.1109/TPEL.2006.886602).
-
27)
-
15. Bradley, M., Alarcon, E., Feely, O.: ‘Design-oriented analysis of quantization-induced limit cycles in a multiple-sampled digitally controlled buck converter’, IEEE Trans.Circuits Syst. I, Regul. Pap., 2014, 61, (4), pp. 1192–1205 (doi: 10.1109/TCSI.2013.2283671).
-
28)
-
11. Corradini, L., Mattavelli, P., Tedeschi, E., et al: ‘Highbandwidth multisampled digitally controlled dc–dc converters using ripple compensation’, IEEE Trans. Ind. Electron., 2008, 55, (4), pp. 1501–1508 (doi: 10.1109/TIE.2008.917144).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2016.0132
Related content
content/journals/10.1049/iet-cds.2016.0132
pub_keyword,iet_inspecKeyword,pub_concept
6
6