Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free SVD based reconfigurable SRC filter for multi-standard radio receivers

With the recent growth in wireless industry, and changes that occur at a faster pace in radio standards, software defined radio (SDR) provides a flexible solution when compared with hardware radios. Channelisation and sample rate conversion (SRC) are two computational intensive tasks to be carried out in SDR receivers. Reconfigurable anti-aliasing filter and channeliser with minimum reconfiguration overhead is needed for the design of SDR receivers. Low complexity, coefficientless cascaded-integrator-comb filters provides flexible reconfiguration for SRC over a wide integer range, but offers gain droop in the passband of interest. Moreover, they are not suitable for achieving SRC by fractional rates. In this study, the authors propose the design of variable digital filter (VDF) for gain droop compensation and fractional SRC to meet the spectral characteristics of multiple radio communication standards, employing singular value decomposition algorithm. The proposed design of VDF is tested for its reconfigurability with four radio standards, namely, GSM900, WCDMA/CDMA 2000 and WiMAX 802.16. Simulations carried out in MATLAB showed that the proposed VDF had improved spectral response in comparison to other methods proposed in literature.

References

    1. 1)
    2. 2)
    3. 3)
      • 12. Kaiser, J.: ‘Nonrecursive digital filter design using the I_0-sinh window function’. Proc. 1974 IEEE Int. Symp. on Circuits and Systems, San Francisco DA, April 1974, pp. 2023.
    4. 4)
    5. 5)
    6. 6)
    7. 7)
      • 17. Farrow, C.W.: ‘A continuously variable digital delay element’. IEEE Int. Symp. on IEEE Circuits and Systems, 1988, pp. 26412645.
    8. 8)
      • 6. Lillington, J.: ‘TPFT–tunable pipelined frequency transform’, Technical Report, RF Engines Ltd, 2002.
    9. 9)
    10. 10)
    11. 11)
    12. 12)
    13. 13)
      • 27. Pecotic, M.G., Molnar, G., Vucic, M.: ‘Design of CIC compensators with SPT coefficients based on interval analysis’. MIPRO, 2012 Proc. 35th Int. Convention. IEEE, 2012, pp. 123128.
    14. 14)
    15. 15)
    16. 16)
    17. 17)
      • 5. Lillington, J.: ‘Comparison of wideband channelisation architectures’. Int. Signal Processing Conf., Dallas, 2003.
    18. 18)
      • 11. Gochiere, R., Rrabiner, L.: ‘Interpolation and decimation of digital signals’, Tutor. Rev., Proc, IEEE, 1981, 69, (3), p. E33.
    19. 19)
    20. 20)
    21. 21)
      • 29. Naghmash, M.S., Ain, M.F.: ‘Design of minimum error digital down-converter (DDC) for GSM mask requirements’, J. Eng. Technol. Res., 2009, 1, (5), pp. 091101.
    22. 22)
    23. 23)
    24. 24)
    25. 25)
      • 18. Instruments, T.: ‘Gc4016 multi-standard quad DDC chip data sheet’, Data Manual Revision, 2001, 1, (70-90), p. 2009.
    26. 26)
    27. 27)
    28. 28)
      • 9. M. R.,Prasad, V.A.: ‘Coefficient decimation approach for realizing reconfigurable finite impulse response filters’. IEEE Int. Symp. on Circuits and Systems, ISCAS 2008, 2008, pp. 8184.
    29. 29)
      • 3. Hentschel, T.: ‘Channelization for software defined base-stations’. in J. Palicot and T. Hentschel (Ed.): ‘Annales des Telecommunications’ (Springer, 2002), vol. 57, no. 5-6 pp. 386420.
    30. 30)
    31. 31)
    32. 32)
    33. 33)
      • 7. Mahesh, R., Vinod, A.P., Moy, C., et al: ‘A low complexity reconfigurable filter bank architecture for spectrum sensing in cognitive radios’. 3rd Int. Conf. on Cognitive Radio Oriented Wireless Networks and Communications, IEEE, 2008, pp. 16.
    34. 34)
    35. 35)
      • 35. Baker, K.: ‘Singular value decomposition tutorial’ (The Ohio State University, 2005), pp. 124.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2016.0073
Loading

Related content

content/journals/10.1049/iet-cds.2016.0073
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address