© The Institution of Engineering and Technology
This paper addresses the behavioural modelling of digital integrated circuit buffers for performance assessment of high-speed data links. A new modelling technique, with several important advantages is described. All the requirements of black-box identification are met: the approach relies exclusively on the observation of the external port voltages and currents, thus allowing the extraction of models that mimic the operation of real devices without insight on their internal structure. Furthermore, unlike the standard algorithms currently used in EDA tools, the method described in this study provides a straightforward solution to modelling the input–output behaviour. Good model performance in overclocking conditions is an important advantage. This study also investigates the possibility of accounting for power-supply voltage variations and provides a simple solution.
References
-
-
1)
-
4. Stievano, I.S., Maio, I.A., Canavero, F.G.: ‘Macromodeling of differential drivers’, IET Circuits Devices Syst., 2007, 1, (1), pp. 34–40 (doi: 10.1049/iet-cds:20045152).
-
2)
-
5. Varma, A.K., Steer, M., Franzon, P.D.: ‘Improving behavioral IO buffer moldeing based on IBIS’, IEEE Trans. Adv. Packag., 2008, 31, (4), pp. 711–721 (doi: 10.1109/TADVP.2008.2004995).
-
3)
-
3. Swaminathan, M., Chung, D., Grivet-Talocia, S., et al: ‘Designing and modeling for power integrity’, IEEE Trans. Electromagn. Compat., 2010, 52, (2), pp. 288–310 (doi: 10.1109/TEMC.2010.2045382).
-
4)
-
11. Cao, Y., Zhang, Q.-J.: ‘A new training approach for robust recurrent neural-network modeling of nonlinear circuits’, IEEE Trans. Microw. Theory Tech., 2009, 57, (6), pp. 1539–1553 (doi: 10.1109/TMTT.2009.2020832).
-
5)
-
14. Cao, Y., Erdin, I., Zhang, Q.-J.: ‘Transient behavioral modeling of nonlinear I/O drivers combining neural networks and equivalent circuits’, IEEE Microw. Wirel. Compon. Lett., 2010, 20, (12), pp. 645–647 (doi: 10.1109/LMWC.2010.2080670).
-
6)
-
2. Li, E.-P., Wei, X.-C., Cangellaris, A.C., et al: ‘Progress review of electromagnetic compatibility analysis technologies for packages, printed circuit boards, and novel interconnects’, IEEE Trans. Electromagn. Compat., 2010, 52, (2), pp. 248–265 (doi: 10.1109/TEMC.2010.2048755).
-
7)
-
10. Cao, Y., Ding, R., Zhang, Q.-J.: ‘State-space dynamic neural network technique for high-speed IC applications: modeling and stability analysis’, IEEE Trans. Microw. Theory Tech., 2006, 54, (6), pp. 2398–2409 (doi: 10.1109/TMTT.2006.875297).
-
8)
-
12. Dghais, W., Cunha, T.R., Pedro, J.C.: ‘A novel two-port behavioral model for I/O buffer overclocking simulation’, IEEE Trans. Compon. Packag. Manuf. Technol., 2013, 3, (10), pp. 1754–1763 (doi: 10.1109/TCPMT.2013.2260861).
-
9)
-
4. Gustavsen, B., Semlyen, A.: ‘Rational approximation of frequency domain responses by vector fitting’, IEEE Trans. Power Deliv., 1999, 14, (3), pp. 1052–1061 (doi: 10.1109/61.772353).
-
10)
-
9. Mutnury, B., Swaminathan, M., Libous, J.P.: ‘Macromodeling of nonlinear digital I/O drivers’, IEEE Trans. Adv. Packag., 2006, 29, (1), pp. 102–113 (doi: 10.1109/TADVP.2005.848396).
-
11)
-
19. Yelten, M.B., Zhu, T., Koziel, S., et al: ‘Demystifying surrogate modeling for circuits and systems’, IEEE Circuits Syst. Mag., 2012, 12, (1), pp. 45–63 (doi: 10.1109/MCAS.2011.2181095).
-
12)
-
6. Zhu, T., Franzon, P.D.: ‘Application of surrogate modeling to generate compact and PVT-sensitive IBIS models’. Proc. 18th IEEE Conf. on Electrical Performance of Electronic Packaging and Systems (EPEPS), Portland, USA, October 2009, pp. 77–80.
-
13)
-
18. Haykin, S.: ‘Neural networks – a comprehensive foundation’ (Prentice-Hall, Englewood Cliffs, NJ, 1999).
-
14)
-
8. Stievano, I.S., Maio, I.A., Canavero, F.G.: ‘Mπlog, macromodels via parametric identification of logic gates’, IEEE Trans. Adv. Packag., 2004, 27, (1), pp. 15–23 (doi: 10.1109/TADVP.2004.825475).
-
15)
-
16. Gustavsen, B.: ‘Relaxed vector fitting algorithm for rational approximation of frequency domain responses’. Proc. 10th IEEE Workshop on Signal Propagation on Interconnects (SPI), Berlin, Germany, May 2006, pp. 97–100.
-
16)
-
20. Diouf, C., Telescu, M., Tanguy, N., et al: ‘Statically constrained nonlinear models with application to IC buffers’. Proc. 15th IEEE Workshop on Signal Propagation on Interconnects (SPI), Naples, Italy, May 2011, pp. 115–118.
-
17)
-
13. Dghais, W., Cunha, T.R., Pedro, J.C.: ‘Reduced-order parametric behavioral model for digital buffers/drivers with physical support’, IEEE Trans. Compon. Packag. Manuf. Technol., 2012, 2, (12), pp. 1–10 (doi: 10.1109/TCPMT.2012.2232731).
-
18)
-
7. Zhu, T., Steer, M.B., Franzon, P.D.: ‘Accurate and scalable IO buffer macromodel based on surrogate modeling’, IEEE Trans. Compon. Packag. Manuf. Technol., 2011, 1, (8), pp. 1240–1249 (doi: 10.1109/TCPMT.2011.2138704).
-
19)
-
17. Grivet-Talocia, S.: ‘Package macromodeling via time-domain vector fitting’, IEEE Microw. Wirel. Comp. Lett., 2003, 13, (11), pp. 472–474 (doi: 10.1109/LMWC.2003.819378).
-
20)
-
19. Telescu, M.G., Stievano, I.S., Canavero, F.G., et al: ‘An application of volterra series to IC buffer models’. Proc. 14th IEEE Workshop on Signal Propagation on Interconnects (SPI), Hildesheim, Germany, May 2010, pp. 93–96.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2015.0368
Related content
content/journals/10.1049/iet-cds.2015.0368
pub_keyword,iet_inspecKeyword,pub_concept
6
6