Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Simplified topology for integrated circuit buffer behavioural models

This paper addresses the behavioural modelling of digital integrated circuit buffers for performance assessment of high-speed data links. A new modelling technique, with several important advantages is described. All the requirements of black-box identification are met: the approach relies exclusively on the observation of the external port voltages and currents, thus allowing the extraction of models that mimic the operation of real devices without insight on their internal structure. Furthermore, unlike the standard algorithms currently used in EDA tools, the method described in this study provides a straightforward solution to modelling the input–output behaviour. Good model performance in overclocking conditions is an important advantage. This study also investigates the possibility of accounting for power-supply voltage variations and provides a simple solution.

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
    7. 7)
    8. 8)
    9. 9)
    10. 10)
    11. 11)
    12. 12)
      • 6. Zhu, T., Franzon, P.D.: ‘Application of surrogate modeling to generate compact and PVT-sensitive IBIS models’. Proc. 18th IEEE Conf. on Electrical Performance of Electronic Packaging and Systems (EPEPS), Portland, USA, October 2009, pp. 7780.
    13. 13)
      • 18. Haykin, S.: ‘Neural networks – a comprehensive foundation’ (Prentice-Hall, Englewood Cliffs, NJ, 1999).
    14. 14)
    15. 15)
      • 16. Gustavsen, B.: ‘Relaxed vector fitting algorithm for rational approximation of frequency domain responses’. Proc. 10th IEEE Workshop on Signal Propagation on Interconnects (SPI), Berlin, Germany, May 2006, pp. 97100.
    16. 16)
      • 20. Diouf, C., Telescu, M., Tanguy, N., et al: ‘Statically constrained nonlinear models with application to IC buffers’. Proc. 15th IEEE Workshop on Signal Propagation on Interconnects (SPI), Naples, Italy, May 2011, pp. 115118.
    17. 17)
    18. 18)
    19. 19)
    20. 20)
      • 19. Telescu, M.G., Stievano, I.S., Canavero, F.G., et al: ‘An application of volterra series to IC buffer models’. Proc. 14th IEEE Workshop on Signal Propagation on Interconnects (SPI), Hildesheim, Germany, May 2010, pp. 9396.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2015.0368
Loading

Related content

content/journals/10.1049/iet-cds.2015.0368
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address