Sub-threshold level converter with internal supply feedback for multi-voltage applications
- Author(s): Liang Wen 1 ; Haibo Wen 1 ; Xiaoyang Zeng 1
-
-
View affiliations
-
Affiliations:
1:
-
Affiliations:
1:
- Source:
Volume 11, Issue 2,
March 2017,
p.
149 – 156
DOI: 10.1049/iet-cds.2015.0359 , Print ISSN 1751-858X, Online ISSN 1751-8598
© The Institution of Engineering and Technology
Received
07/12/2015,
Accepted
22/07/2016,
Revised
01/07/2016,
Published
01/03/2017
A new sub-threshold level shifter for ultra-low voltage digital systems is presented in this study. The self-controlled supply feedback loop is quintessential for this circuit. Measured results from a test chip show that it is capable of realising a voltage conversion from a voltage as low as 0.1–1.2 V reliably, while maintaining an operational frequency of 25.2 kHz, when implemented in a 65-nm process technology. In addition, it also has ample process variation tolerance and low static power consumption. To support multi-voltage digital systems, the proposed level converter can up-convert an input at any voltage with this range to normal voltage domains.
Inspec keywords: low-power electronics; power convertors
Other keywords: normal voltage domain; multivoltage digital systems; internal supply feedback; self-controlled supply feedback loop; voltage 0.1 V to 1.2 V; test chip; size 65 nm; process variation tolerance; ultralow-voltage digital systems; static power consumption; sub-threshold level converter; frequency 25.2 kHz; voltage conversion
Subjects: Power electronics, supply and supervisory circuits
References
-
-
1)
-
18. Hosseini, S.R., Saberi, M., Lotfi, R.: ‘An energy-efficient level shifter for low-power applications’. 2015 IEEE Int. Symp. on Circuits and Systems (ISCAS), May 2015, pp. 2241–2244.
-
-
2)
-
24. Kwong, J., Ramadass, Y., Verma, N., et al: ‘A 65 nm sub-vt microcontroller with integrated SRAM and switched capacitor DC-DC converter’, IEEE J. Solid-State Circuits, 2009, 44, (1), pp. 115–126 (doi: 10.1109/JSSC.2008.2007160).
-
-
3)
-
7. Osaki, Y., Hirose, T., Kuroki, N., et al: ‘A low-power level shifter with logic error correction for extremely low-voltage digital CMOS LSIs’, IEEE J. Solid-State Circuits, 2012, 47, (7), pp. 1776–1783 (doi: 10.1109/JSSC.2012.2191320).
-
-
4)
-
5. Zhai, B., Pant, S., Nazhandali, L., et al: ‘Energy-efficient subthreshold processor design’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2009, 17, (8), pp. 1127–1137 (doi: 10.1109/TVLSI.2008.2007564).
-
-
5)
-
29. Shoaib, M., Lee, K.H., Jha, N., et al: ‘A 0.6–107 μW energy-scalable processor for directly analyzing compressively-sensed EEG’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2014, 61, (4), pp. 1105–1118 (doi: 10.1109/TCSI.2013.2285912).
-
-
6)
-
1. Ueno, K., Hirose, T., Asai, T., et al: ‘CMOS smart sensor for monitoring the quality of perishables’, IEEE J. Solid-State Circuits, 2007, 42, (4), pp. 798–803 (doi: 10.1109/JSSC.2007.891676).
-
-
7)
-
15. Zhao, W., Alvarez, A.B., Ha, Y.: ‘A 65-nm 25.1-ns 30.7 fJ robust subthreshold level shifter with wide conversion rand’, IEEE Trans. Circuits Syst. II, Exp. Briefs, 2015, 62, (7), pp. 671–675 (doi: 10.1109/TCSII.2015.2406354).
-
-
8)
-
1. Verma, N., Shoeb, A., Bohorquez, J., et al: ‘A micro-power EEG acquisition SoC with integrated feature extraction processor for a chronic seizure detection system’, IEEE J. Solid-State Circuits, 2010, 45, (4), pp. 804–816 (doi: 10.1109/JSSC.2010.2042245).
-
-
9)
-
23. Lanuzza, M., Corsonello, P., Perri, S.: ‘Fast and wide voltage conversion in multisupply voltage designs’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2015, 23, (2), pp. 388–391 (doi: 10.1109/TVLSI.2014.2308400).
-
-
10)
-
22. Maghsoudloo, E., Rezaei, M., Sawan, M.: ‘A power-efficient wide-range signal level-shifter’. NEWCAS Conf., 2015, pp. 1–4.
-
-
11)
-
27. Wang, A., Chandrakasan, A.: ‘A 180-mV subthreshold FFT processor suing a minimum energy design methodology’, J. Solid-State Circuits, 2005, 40, (1), pp. 310–319 (doi: 10.1109/JSSC.2004.837945).
-
-
12)
-
3. Zhai, B., Nazhandali, L., Olson, J., et al: ‘A 2.60 pJ/inst subthreshold sensor processor for optimal energy efficiency’. Dig. Symp. VLSI Circuits, 2006, pp. 154–155.
-
-
13)
-
12. Hasanbegovic, A., Aunet, S.: ‘Low-power subthreshold to above threshold level shifter in 90 nm process’. Proc. NORCHIP Conf., Trondheim, Norway, 2009, pp. 1–4.
-
-
14)
-
19. Chavan, A., MacDonald, E.: ‘Ultra low voltage level shifters to interface sub and super threshold reconfigurable logic cells’. Proc. IEEE Aerospace Conf., 2008, pp. 1–6.
-
-
15)
-
20. Shapiro, A., Friedman, E.G.: ‘Power efficient level shifter for 16 nm FinFET near threshold circuits’. Trans. Very Large Scale Integr. (VLSI) Syst., 2016, 24, (2), pp. 774–778 (doi: 10.1109/TVLSI.2015.2409051).
-
-
16)
-
17. Hosseini, S.R., Saberi, M., Lotfi, R.: ‘A low-power subthreshold to above-threshold voltage level shifter’, IEEE Trans. Circuits Syst. II, Exp. Briefs, 2014, 61, (10), pp. 753–757 (doi: 10.1109/TCSII.2014.2345295).
-
-
17)
-
26. Jocke, S.C., Bolus, J.F., Wooters, S.N., et al: ‘A 2.6-uw sub-threshold mixed-signal ECG SOC’. Proc. Symp. VLSI Circuits, June 2009, pp. 60–61.
-
-
18)
-
25. Hanson, S., Seok, M., Lin, Y.S., et al: ‘A low-voltage processor for sensing applications with picowatt standby mode’, IEEE J. Solid-State Circuits, 2009, 44, (4), pp. 1145–1155 (doi: 10.1109/JSSC.2009.2014205).
-
-
19)
-
6. Wooters, S.N., Calhoun, B.H., Blalcok, T.H.: ‘An energy-efficient subthreshold level converter in 130-nm CMOS’, IEEE Trans. Circuits Syst. II, Exp. Briefs, 2010, 57, (4), pp. 290–294 (doi: 10.1109/TCSII.2010.2043471).
-
-
20)
-
16. Matsuzuka, R., Hirose, T., Shizuku, Y., et al: ‘A 0.19-V minimum input low energy level shifter for extremely low-voltage VLSIs’. 2015 IEEE Int. Symp. on Circuits and Systems (ISCAS), May 2015, pp. 2948–2951.
-
-
21)
-
10. Zhou, J., Wang, C., Liu, X., et al: ‘A fast and energy-efficient level shifter with wide shifting range from sub-threshold up to I/O voltage’. IEEE A-SSCC conf., 2013, pp. 137–140.
-
-
22)
-
21. Mohammadi, B., Rodrigues, J.N.: ‘A 65 nm single stage 28 fJ/cycle 0.12 to 1.2 V level-shifter’. IEEE ISCAS Conf., 2014, pp. 990–993.
-
-
23)
-
9. Lütkemeier, S., Rückert, U.: ‘A subthreshold to above-threshold level shifter comprising a Wilson current mirror’, IEEE Trans. Circuits Syst. II, Exp. Briefs, 2010, 57, (9), pp. 721–724 (doi: 10.1109/TCSII.2010.2056110).
-
-
24)
-
11. Zhou, J., Wang, C., Liu, X., et al: ‘An ultra-low voltage level shifter using revised Wilson current mirror for fast and energy-efficient wide-range voltage conversion from sub-threshold to I/O voltage’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2015, 62, (3), pp. 679–706 (doi: 10.1109/TCSI.2014.2380691).
-
-
25)
-
13. Shao, H., Tsui, C.: ‘A robust, input voltage adaptive and low energy consumption level converter for sub- threshold logic’. Proc. 33rd ESSCIRC, 2007, pp. 312–315.
-
-
26)
-
28. Liu, T.-T., Rabaey, J.M.: ‘A 0.25 V 460 nW asynchronous neural signal processor with inherent leakage suppression’, IEEE J. Solid-State Circuits, 2013, 48, (4), pp. 897–906 (doi: 10.1109/JSSC.2013.2239096).
-
-
27)
-
14. Lanuzza, M., Corsonello, P., Perri, S.: ‘Low-power level shifter for multi-supply voltage designs’, IEEE Trans. Circuits Syst. II, Exp. Briefs, 2012, 59, (12), pp. 922–926 (doi: 10.1109/TCSII.2012.2231037).
-
-
28)
-
2. Wang, A., Calhoun, B.H., Chandrakasan, A.P.: ‘Sub-threshold design for ultra low-power systems’ (Springer, New York, 2006).
-
-
29)
-
8. Chen, T.H., Chen, J., Clark, L.T.: ‘Subthreshold to above threshold level shifter design’, J. Low Power Electron., 2006, 2, (2), pp. 251–258 (doi: 10.1166/jolpe.2006.071).
-
-
1)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2015.0359
Related content
content/journals/10.1049/iet-cds.2015.0359
pub_keyword,iet_inspecKeyword,pub_concept
6
6
