This paper presents a new time-efficient modelling approach for UHF Dickson rectifiers. Due to the very low computation time, the approach can provide a quick and effective alternative to the standard transient simulations. The presented approach results in better estimation of the generated DC voltage and power conversion efficiency compared with the similar works in the literature. For the first time, an accurate mathematical relationship, including the non-zero reverse current, is expressed for finding the open load voltage of the Dickson rectifier while covering the broad range of RF amplitudes. The model uses the relation between the peak forward current and the load current to develop an input-to-output formula. Unlike the previous works, the channel length modulation is taken into consideration for the first time making the proposed model ideal for UHF Dickson rectifiers implemented with submicron CMOS transistors. Moreover, the proposed model takes secondary effects, such as the body effect and short-channel effects into account resulting in a more accurate estimation of the generated output DC voltage. Using the presented approach, a Dickson rectifier working at 900 MHz is implemented in a 0.18 µm CMOS process. Good agreement between simulation results, predicted results, and measurement results is observed.

References

1. 1)
  - 8. Oh, S., Wentzloff, D.D.: ‘A -32dBm sensitivity RF power harvester in 130 nm CMOS’. IEEE Radio Frequency. Integrated. Circuits Symp., Montreal, Canada, June 2012, pp. 483–486.
2. 2)
  - 7. Karthaus, U., Fischer, M.: ‘Fully integrated passive UHF RFID transponder IC with 16.7 μW minimum RF input power’, J. Solid-State Circuits, 2003, 38, (10), pp. 1602–1608 (doi: 10.1109/JSSC.2003.817249).
3. 3)
  - 14. Barnett, R.E., Liu, J., Lazar, S.: ‘A RF to DC voltage conversion model for multi-stage rectifiers in UHF RFID transponders’, IEEE J. Solid-State Circuits, 2009, 44, (2), pp. 354–370 (doi: 10.1109/JSSC.2008.2010991).
4. 4)
  - 12. De Vita, G., Lannaccone, G.: ‘Design criteria for the RF section of long range passive RFID systems’, IEEE Trans. Microw. Theory Tech., 2005, 53, (9), pp. 2978–2990 (doi: 10.1109/TMTT.2005.854229).
5. 5)
  - 2. Yin, J., Yi, J., Law, M., et al: ‘A system-on-chip EPC gen-2 passive uhf RFID tag with embedded temperature sensor’, IEEE J. Solid-State Circuits, 2010, 45, (117), pp. 2404–2420.
6. 6)
  - 3. Bolic, M., Simplot-Ryl, D., Stojmenovic, I.: ‘RFID systems research trends and challenges’ (Wiley, 2010).
7. 7)
  - 5. Dickson, J.: ‘On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique’, IEEE J. Solid-State Circuits, 1976, 11, (3), pp. 374–378 (doi: 10.1109/JSSC.1976.1050739).
8. 8)
  - 15. Tanzawa, T.: ‘An analytical model of AC/DC voltage multipliers’. IEEE Int. Conf. on Electronics, Circuits and Systems (ICECS), Marseille, France, December 2014, pp. 323–326.
9. 9)
  - 18. Carusone, T.C., Johns, D.A., Martin, J.: ‘Analog integrated circuits design’ (Wiley, 2012, 2nd edn.).
10. 10)
  - 16. ‘BSIM3v3.3 MOSFET Model Users’ Manual: ‘BSIM Res. Group, Department of Electrical Engineering Computer Sciences, University of California, 2005.
11. 11)
  - 22. Dai, F.F.: ‘A novel low-power input-independent MOS AC/DC charge pump’. Int. Symp. Circuits Syst. (ISCAS), May 2005, pp. 380–383.
12. 12)
  - 7. De Roover, C., Steyaert, M.S.J.: ‘Energy supply andULP detection circuits for an RFID localization system in 130 nm CMOS’, IEEE J. Solid-State Circuits, 2010, 45, (7), pp. 1273–1285 (doi: 10.1109/JSSC.2010.2049447).
13. 13)
  - 19. ‘Online Quartic Equation Calculator’, available at https://www.easycalculation.com/algebra/quartic-equation.php.
14. 14)
  - 9. Dickson, J.F.: ‘Voltage multiplier employing clock gated transistor chain’. U.S. patent 4,214,174, July 1980.
15. 15)
  - 1. Che, W., Meng, D., Chang, X.N., et al: ‘A semi-passive UHF RFID tag with on-chip temperature sensor’. Custom Integrated Circuits Conf., San Jose, USA, September 2010, pp. 19–22.
16. 16)
  - 13. Yi, J., Ki, W.H., Tsui, C.-Y.: ‘Analysis and design strategy of UHF micro-power CMOS rectifiers for microsensor and RFID applications’, IEEE Trans. Circuits Syst. I, 2007, 54, (1), pp. 153–166 (doi: 10.1109/TCSI.2006.887974).
17. 17)
  - 17. Leung, K.N.: ‘Optimization of output voltage and stage number of UHF RFID power rectifier’. IEEE Int. Conf. on Solid-State Integrated Circuit Technology (ICSICT), Shanghai, China, November 2010, pp. 412–414.
18. 18)
  - 11. Gonçalves, H., Martins, M., Fernandes, J.: ‘Fully integrated energy harvesting circuit with−25-dbm sensitivity using transformer matching’, IEEE Trans. Circuits Syst. II Express Briefs, 2015, 62, (5), pp. 446–450 (doi: 10.1109/TCSII.2014.2387514).
19. 19)
  - 6. Balachandran, G.K., Barnett, R.E.: ‘A 110 nA voltage regulator system with dynamic bandwidth boosting for RFID systems’, IEEE J. Solid-State Circuits, 2006, 41, (9), pp. 2019–2028 (doi: 10.1109/JSSC.2006.881015).
20. 20)
  - 5. Nintanavongsa, P., Muncuk, U., Lewis, D.R., et al: ‘Design optimization and implementation for RF energy harvesting circuits’, IEEE J. Emerging Sel. Top. Circuits Syst., 2012, 2, (1), pp. 24–33 (doi: 10.1109/JETCAS.2012.2187106).
21. 21)
  - 7. Papotto, G., Carrara, F., Palmisano, G.: ‘A 90-nm CMOS threshold compensated RF energy harvester’, IEEE J. Solid-State Circuits, 2011, 46, pp. 1985–1997 (doi: 10.1109/JSSC.2011.2157010).
22. 22)
  - 20. Nguyen, T.T., Feng, T., Häfliger, P., et al: ‘Hybrid CMOS rectifier based on synergistic RF-piezoelectric energy scavenging’, IEEE Trans. Circuits Syst. I, 2014, 61, (12), pp. 3330–3338 (doi: 10.1109/TCSI.2014.2334972).

Modelling and efficiency optimisation of UHF Dickson rectifiers

References

Related content