© The Institution of Engineering and Technology
The authors present a practical design process that considers the power noise problem in CPU blocks for application processors used in smart TVs. The target impedance is determined by modelling the RLC circuit of a system-on-chip power net. The target impedance of a power delivery network is then determined by applying the extracted chip current profile for finalising the design budget. The authors modelled the on-chip power net by combining vector network analyser measurements with an on-chip model for power integrity analysis. The authors demonstrated the optimisation and design strategy by using a ball grid array ball interconnection and case studies on the placement of multilayer ceramic capacitors. The simulation results showed good agreement with the measurement results. The error in the minimum value (negative direction) by voltage droop was less than 8.6%, while the difference in voltage noise ripple was 2.69% for a criterion of 1.1 V assuming a worst-case condition of 1.2 V.
References
-
-
1)
-
21. Ko, B., Kim, J., Ryoo, J., et al: ‘Practical verification of power delivery networks for smart TV applications’. Proc. IEEE Int. Conf. Consumer Electronics (ICCE), Las Vegas, USA, January 2015, pp. 594–595.
-
2)
-
14. Tang, T.K., Friedman, E.G.: ‘Simultaneous switching noise in on-chip CMOS power distribution networks’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2002, 10, (4), pp. 487–493 (doi: 10.1109/TVLSI.2002.800533).
-
3)
-
20. Swaminathan, M., Kim, W., Novak, I.: ‘Measurement problems in high-speed networks’. Proc. Instrumentation and Measurement Technology Conf., Budapest, Hungary, May 2001, pp. 1339–1346.
-
4)
-
22. Novak, I., Noujeim, L.M., St Cyr, V., et al: ‘Distributed matched bypassing for board-level power distribution networks’, IEEE Trans. Adv. Packag., 2002, 25, (2), pp. 230–243 (doi: 10.1109/TADVP.2002.803265).
-
5)
-
2. Larry, D.S., Raymond, E.A., Douglas, W.F., et al: ‘Power distribution system design methodology and capacitor selection for modern CMOS technology’, IEEE Trans. Adv. Packag., 1999, 22, (3), pp. 284–291 (doi: 10.1109/6040.784476).
-
6)
-
7)
-
13. Kulali, E., Wasserman, E., Ji, Z.: ‘Chip power model – A new methodology for system power integrity analysis and design’. Proc. IEEE Electrical Performance Electronic Packaging (EPEPS), Atlanta, USA, October 2007, pp. 259–262.
-
8)
-
8. Xing-Ming, L., Shan-Qing, H., Yi, D., et al: ‘Power distribution network design from charge delivery perspective’, IEEE Electromagn. Compat. Mag., 2014, 3, (4), pp. 55–61 (doi: 10.1109/MEMC.2014.7023199).
-
9)
-
25. Knighten, J.L., Archambeault, B., Fan, J., et al: ‘PDN design strategies: II. ceramic SMT decoupling capacitors – does location matter?’, IEEE EMC Soc. Newsl., 2006, pp. 56–67.
-
10)
-
5. Choi, J., Swaminathan, M., Nhon, D., et al: ‘Modeling of power supply noise in large chips using the circuit-based finite-difference time-domain method’, IEEE Trans. Electromagn. Compat., 2005, 47, (3), pp. 424–439 (doi: 10.1109/TEMC.2005.851719).
-
11)
-
23. Larry, D.S., Shishuang, S., Mayra, S., et al: ‘On-die capacitance measurements in the frequency and time domains’. Proc. DesignCon, Santa Clara, USA, January 2011.
-
12)
-
19. Novak, I.: ‘Measuring milliohms and picohenrys in power-distribution networks’. Proc. DesignCon, Santa Clara, USA, January 2000.
-
13)
-
12. Garben, B., Frech, R., Supper, J., et al: ‘Frequency dependencies of power noise’, IEEE Trans. Adv. Packag., 2002, 25, (2), pp. 166–173 (doi: 10.1109/TADVP.2002.804783).
-
14)
-
17. Fizesan, R., Pitica, D.: ‘Simulation for power integrity to design a PCB for an optimum cost’. Proc. Int. Symp. Design and Technology in Electronic Packaging (SIITME), Pitesti, Romania, September 2010, pp. 141–146.
-
15)
-
9. Tanaka, M.S., Toyama, M., Nakashima, H., et al: ‘Chip oriented target impedance for digital power distribution network design’. Proc. IEEE Electrical Performance of Electronic Packaging and Systems, Tempe, Arizona, USA, October 2012, pp. 220–223.
-
16)
-
10. Li, W.C.: ‘Power distribution network design with split and merged power rails’, IET Circuits Devices Syst., 2014, 8, (4), pp. 246–251 (doi: 10.1049/iet-cds.2013.0197).
-
17)
-
14. Sasaki, H., Kanazawa, M., Sudo, T., et al: ‘New frequency dependent target impedance for DDR3 memory system’. Proc. IEEE Electrical Design of Advanced Packaging and System Symp., Hanzhou, China, December 2011, pp. 1–4.
-
18)
-
24. Knighten, J.L., Archambeault, B., Fan, J., et al: ‘PDN design strategies: I. ceramic SMT decoupling capacitors – what values should I choose?’, IEEE EMC Soc. Newsl., 2005, pp. 34–41.
-
19)
-
3. Swaminathan, M., Eugin, A.E.: ‘Power integrity modeling and design for semiconductors and systems’ (Prentice Hall, 2007, 1st edn.).
-
20)
-
6. Bae, B., Shim, Y., Koo, K., et al: ‘Modeling and measurement of power supply noise effects on an analog-to-digital converter based on a chip-PCB hierarchical power distribution network analysis’, IEEE Trans. Electromagn. Compat., 2013, 55, (6), pp. 1260–1270 (doi: 10.1109/TEMC.2013.2250506).
-
21)
-
22)
-
11. Kim, J., Takita, Y., Araki, K., et al: ‘Improved target impedance for power distribution network design with power traces based on rigorous transient analysis in a handheld device’, IEEE Trans. Compon., Packag. Manuf. Technol., 2013, 3, (9), pp. 1554–1563 (doi: 10.1109/TCPMT.2012.2232353).
-
23)
-
18. Melinda, L.Y., Eileen, Y., Anil, G., et al: ‘SoC power integrity from early estimation to design sign off’. Proc. IEEE Electrical Performance of Electronic Packaging and Systems (EPEPS), San Jose, USA, October 2013, p. 3.
-
24)
-
1. Swaminathan, M., Kim, J., Novak, I., et al: ‘Power distribution networks for system-on-package: Status and challenges’, IEEE Trans. Adv. Packag., 2004, 27, (2), pp. 286–300 (doi: 10.1109/TADVP.2004.831897).
-
25)
-
7. Kim, G., Min, M., Yang, M., et al: ‘Package embedded decoupling capacitor impact on core power delivery network for ARM SoC application’. Proc. IEEE Electronic Components and Technology Conf., Orlando, USA, May 2014, pp. 354–359.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2015.0285
Related content
content/journals/10.1049/iet-cds.2015.0285
pub_keyword,iet_inspecKeyword,pub_concept
6
6