© The Institution of Engineering and Technology
This paper presents low-power circuits to implement ternary full adder (TFA) using carbon nanotube field-effect transistors (CNTFETs). Besides the unique characteristics of the CNTs, the threshold voltage simple control is the best property to implement ternary logic circuits. Low-complexity, low-power consumption and low-power delay product (PDP) are the benefits of the proposed circuits in comparison with all previous presented designs of TFA. The final proposed TFA is robust and has proper noise margins. The structure of the final proposed TFA is more appropriate to use in ripple adders, since the first ternary half sum generators (THSGs) in all cells produce their outputs in parallel (in the final proposed TFA, the output of the first THSG of the sum-generation unit is also used in the carry-generation unit). The proposed circuits are simulated using HSPICE with 32 nm-CNTFET technology. According to simulation results, the final proposed TFA has reduced the power consumption significantly and results in 86.92 and 97% reductions in terms of the PDP in comparison with two recent proposed designs.
References
-
-
1)
-
2. Keshavarzian, P., Sarikhani, R.: ‘A novel CNTFET-based ternary full adder’, Circuits Syst. Signal Process., 2014, 33, (3), pp. 665–679 (doi: 10.1007/s00034-013-9672-6).
-
2)
-
15. Dhande, A.P., Ingole, V.T.: ‘Design and implementation of 2-bit ternary ALU slice’. Proc. Int. Conf. IEEE-Sciences Electronic, Technologies of Information and Telecommunications, Tunisia, March 2005, pp. 17–21.
-
3)
-
20. Kordrostami, Z., Sheikhi, M.H.: ‘Fundamental physical aspects of carbon nanotube transistors’, in Marulanda, J.M. (ED.): ‘Carbon nanotubes’ (INTECH Open Access Publisher, University Campus STeP Ri, Rijeka, Croatia, 2010), pp. 169–186.
-
4)
-
6. Heung, A., Mouftah, H.T.: ‘Depletion/enhancement CMOS for a lower power family of three-valued logic circuits’, IEEE J. Solid-State Circuits, 1985, 20, (2), pp. 609–616 (doi: 10.1109/JSSC.1985.1052354).
-
5)
-
20. Lin, S., Kim, Y.B., Lombardi, F.: ‘Design of a ternary memory cell using CNTFFETs’, IEEE Trans. Nanotechnol., 2012, 11, (5), pp. 1019–1025 (doi: 10.1109/TNANO.2012.2211614).
-
6)
-
18. Ebrahimi, S.A., Keshavarzian, P., Sorouri, S., et al: ‘Low power CNTFET-based ternary full adder cell for nanoelectronics’, Int. J. Soft Comput., 2012, 2, (2), pp. 291–295.
-
7)
-
17. Moaiyeri, M.H., Mirzaee, R.F., Navi, K., et al: ‘Efficient CNTFET-based ternary full addercells for nanoelectronics’, Nano-Micro Lett., 2011, 3, (1), pp. 43–50 (doi: 10.1007/BF03353650).
-
8)
-
19. Deng, J., Wong, H.-S.P.: ‘A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application – part II: full device model and circuit performance benchmarking’, IEEE Trans. Electron Devices, 2007, 54, (12), pp. 3195–3205 (doi: 10.1109/TED.2007.909043).
-
9)
-
6. Lin, S., Kim, Y.B., Lombardi, F.: ‘CNTFET-based design of ternary logic gates and arithmetic circuits’, IEEE Trans. Nanotechnol., 2011, 10, (2), pp. 217–225 (doi: 10.1109/TNANO.2009.2036845).
-
10)
-
7. Inokawa, H., Fujiwara, A., Takahashi, Y.: ‘A multiple-valued logic with merged single-electron and MOS transistors’ (IEDM Technical Digest, Washington DC USA, . 2001), pp. 7.2.1–7.2.4.
-
11)
-
4. Kamar, Z., Nepal, K.: ‘Noise margin-optimized ternary CMOS SRAM delay and sizing characteristics’. Proc. IEEE Int. Midwest Symp. Circuits and Systems, Seattle WA, August 2010, pp. 801–804.
-
12)
-
10. Hurst, S.L.: ‘Multiple-valued logic – its status and its future’, IEEE Trans. Comput., 1984, C-33, (12), pp. 1160–1179 (doi: 10.1109/TC.1984.1676392).
-
13)
-
16. Sridharan, K., Gurindagunta, S., Pudi, V.: ‘Efficient multiternary digit adder design in CNTFET technology’, IEEE Trans. Nanotechnol., 2013, 12, (3), pp. 283–287 (doi: 10.1109/TNANO.2013.2251350).
-
14)
-
13. Moaiyeri, M.H., Doostaregan, A., Navi, K.: ‘Design of energy-efficient and robust ternary circuits for nanotechnology’, IET Circuits Devices Syst., 2011, 5, (4), pp. 285–296 (doi: 10.1049/iet-cds.2010.0340).
-
15)
-
9. Deng, J.: ‘Device modeling and circuit performance evaluation for nanoscale devices’, , Stanford University, 2007.
-
16)
-
5. Balla, P.C., Antoniou, A.: ‘Low power dissipation MOS ternary logic family’, IEEE J. Solid-State Circuits, 1984, 19, (5), pp. 739–749 (doi: 10.1109/JSSC.1984.1052216).
-
17)
-
8. Shin, S., Jang, E., Won, J., et al: ‘Compact design of low power standard ternary inverter based on OFF-state current mechanism using nano-CMOS technology’, IEEE Trans. Nanotechnol., 2015, 62, (8), pp. 2396–2403 (doi: 10.1109/TED.2015.2445823).
-
18)
-
54. Moaiyeri, M.H., Mirzaee, R.F., Doostaregan, A., Navi, K., Hashemipour, O.: ‘A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits’, IET Comput. Digital Techn., 2013, 7, (4), pp. 167–181 (doi: 10.1049/iet-cdt.2013.0023).
-
19)
-
26. Moaiyeri, M.H., Mirzaee, R.F., Navi, K., Momeni, A.: ‘Design and analysis of a high-performance CNFET-based full adder’, Int. J. Electron., 2012, 99, (1), pp. 113–130 (doi: 10.1080/00207217.2011.623269).
-
20)
-
11. Raychowdhury, A., Roy, K.: ‘Carbon-nanotube-based voltage-mode multiple-valued logic design’, IEEE Trans. Nanotechnol., 2005, 4, (2), pp. 168–179 (doi: 10.1109/TNANO.2004.842068).
-
21)
-
14. Keshavarzian, P.: ‘Novel and general carbon nanotube FET-based circuit designs to implement all of the 39 ternary functions without mathematical operations’, Microelectron. J., 2013, 44, (9), pp. 794–801 (doi: 10.1016/j.mejo.2013.06.002).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2015.0264
Related content
content/journals/10.1049/iet-cds.2015.0264
pub_keyword,iet_inspecKeyword,pub_concept
6
6