© The Institution of Engineering and Technology
This study presents the detailed design and analysis of a new memristor-based look-up table (LUT) for field programmable gate arrays (FPGAs). The proposed memory utilises memristors as storage elements with N-type metal–oxide–semiconductor transistors for row access. New WRITE and READ operations are proposed; the proposed LUT requires no additional circuit to handle the WRITE 1 (0) operation. The proposed method requires a RESTORE pulse only for the READ 0 operation. Moreover, the WRITE operation of the proposed method requires three power lines and a RESTORE pulse only for the READ 0 operation, thus saving 25% READ time when compared with previous methods. In addition, the proposed method does not require the REFRESH pulse and does not dissipate power during stand-by mode. Extensive simulation results are presented with respect to different operational features such as normalised state parameter, pulse width and LUT size. In addition to a circuit-level evaluation, the proposed LUT scheme has also been assessed with respect to FPGA implementation. Simulation results using sequential benchmarks mapped on Spartan 4 and 5 FPGAs show that the proposed non-volatile LUT outperforms existing static random access memory cell-based LUTs in terms of performance.
References
-
-
1)
-
17. Burr, G.W., Kurdi, B.N., Scott, J.C., et al: ‘Overview of candidate device technologies for storage-class memory’, IBM J. Res. Dev.2008, 52, (4/5), pp. 449–464 (doi: 10.1147/rd.524.0449).
-
2)
-
29. Yang, J.J., Pickett, M.D., Li, X., Ohlberg, D.A., Stewart, D.R., Williams, R.S.: ‘Memristive switching mechanism for metal/oxide/metal nanodevices’, Nat. Nanotechnol., 2008, 3, (7), pp. 429–433 (doi: 10.1038/nnano.2008.160).
-
3)
-
4)
-
23. Biolek, Z., Biolek, D., Biolova, V.: ‘SPICE model of memristor with nonlinear dopant drift’, Radioengineering, 2009, 18, (2), pp. 210–214.
-
5)
-
18. Kryder, M.H., Kim, C.S.: ‘After hard drives – what comes next?’ IEEE Trans. Magn., 2009, 45, (10), pp. 3406–3413 (doi: 10.1109/TMAG.2009.2024163).
-
6)
-
8. Chen, Y., Zhao, J., Xie, Y.: ‘3D-nonfar: three-dimensional nonvolatile FPGA architecture using phase change memory’. Proc. 16th ACM/IEEE Int. Symp. Low Power Electronic Design, 2010, pp. 55–60.
-
7)
-
5. Deepaksubramanyan, B.S., Nu, A.: ‘Analysis of subthreshold leakage reduction in CMOS digital circuits’. Proc. of 50th Midwest Symp. on Circuits and Systems, 2007, no. 1, pp. 1400–1404.
-
8)
-
7. Sumanta, C., Weisheng, Z., Jacques, O.K., et al: ‘High density asynchronous LUT based on non-volatile MRAM technology’. Int. Conf. on Field Programmable Logic and Applications, 2010, pp. 374–379.
-
9)
-
9. Wen, C., Li, J., Kim, S., et al: ‘A non-volatile look-up table design using PCM (phase-change memory) cells’. in Proc. VLSIC, 2011, pp. 302–303.
-
10)
-
16. Blanchard, P., Gopalan, C., Shields, J., et al: ‘First commercial demonstration of an emerging memory technology for embedded flash using CBRAM’. Innovative Memory Technologies Workshop 2011, MINATEC, Grenoble – France.
-
11)
-
1. Chua, L.: ‘Memristor-the missing circuit element’, IEEE Trans. Circuit Theory, 1971, 18, (5), pp. 507–519 (doi: 10.1109/TCT.1971.1083337).
-
12)
-
12. Haron, N.Z., Hamdioui, S.: ‘On defect oriented testing for hybrid CMOS/memristor memory’. Proc. of ATS 2011, pp. 353–358.
-
13)
-
13. Xu, C., Dong, X., Jouppi, N.P., et al: ‘Design implications of memristor-based RRAM cross-point structures’. Proc. Des. Autom. Test Eur., 2011, pp. 1–6.
-
14)
-
11. Ho, Y., Huang, G.M., Li, P.: ‘Dynamical properties and design analysis for nonvolatile memristor memories’, Proc. IEEE Trans. Circuits Syst. I, 2011, 58, (4), pp. 724–736 (doi: 10.1109/TCSI.2010.2078710).
-
15)
-
16)
-
10. Waser, R., Aono, M.: ‘Nature mater’. 2007, 6, pp. 833–840.
-
17)
-
21. Kumar, T.N., Almurib, H.A.F., Lombardi, F.: ‘On the operational features and performance of a memristor-based cell for a LUT of an FPGA’. 13th IEEE Int. Conf. on Nanotechnology, 2013, pp. 71–76.
-
18)
-
22. Almurib, H.A.F., Kumar, T.N., Lombardi, F.: ‘A memristor-based LUT for FPGAs’. Proc. of the Ninth IEEE-NEMS, 2014, pp. 448–453.
-
19)
-
20)
-
14. Turkyilmaz, O., Onkaraiah, S., Reyboz, M., et al: ‘RRAM-based FPGA for ‘normally off, instantly on’ applications’, IEEE/ACM Int. Symp. on Nanoscale Architectures, 2012, pp. 101–108.
-
21)
-
15. Cong, J., Xiao, B.: ‘mrFPGA: a novel FPGA architecture with memristor-based reconfiguration’. Proc. of IEEE/ACM Int. Symp. on Nanoscale Architectures, 2011, pp. 1–8.
-
22)
-
23)
-
1. Almurib, H.A.F., Kumar, T.N., Lombardi, F.: ‘Scalable application-dependent diagnosis of interconnects of SRAM-based FPGAs’, IEEE Trans. Comput., 2013, 63, (6), pp. 1540–1550 (doi: 10.1109/TC.2013.34).
-
24)
-
6. Zhao, W.S., Belhaire, E., Chappert, C., et al: ‘Spin transfer torque (STT)-MRAM based run time reconfiguration FPGA circuit’, ACM Trans. Embedded Comput. Syst., 2009, 9, (2), (doi: 10.1145/1596543.1596548).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2015.0217
Related content
content/journals/10.1049/iet-cds.2015.0217
pub_keyword,iet_inspecKeyword,pub_concept
6
6