© The Institution of Engineering and Technology
This paper presents a phase-error cancellation (PEC) technique that can be employed to achieve fast lock in analogue phase-locked loops (PLLs). The PLL works in fast-lock mode during phase and frequency tracking, and is switched to normal mode after it is almost locked. Unstable system topology is introduced in this system for fast locking. This PEC technique is proposed to cancel the phase error when the output frequency approaches the target value. Due to the inherent oscillation nature of the intentionally designed unstable system in fast-lock mode, the time for PEC can be predicted based on some known parameters. A PLL is simulated in 0.13 µm CMOS process with 1.2 V supply to verify the proposed PEC technique. Simulation results prove that this technique can reduce at least 87% settling time as compared with conventional PLLs.
References
-
-
1)
-
21. Venerus, C., Galton, I.: ‘A TDC-free mostly-digital FDC-PLL frequency synthesizer with a 2.8–3.5 GHz DCO’, IEEE J. Solid-State Circuits, 2015, 50, (2), pp. 450–463 (doi: 10.1109/JSSC.2014.2361523).
-
2)
-
12. Kuang, X.F., Wu, N.J.: ‘A fast-settling PLL frequency synthesizer with direct frequency presetting’. IEEE ISSCC Digest of Technical Papers, San Francisco, USA, February 2006, pp. 741–750.
-
3)
-
24. Wagdy, M.F., Sur, R.: ‘A novel SAR fast-locking digital PLL: SPICE modeling and simulations’. Proc. of the Ninth Int. Conf. on Information Technology: New Generations (ITNG 2012), Las Vegas, Nevada, April 2012, pp. 472–477.
-
4)
-
23. Wagdy, M.F., Nannaka, A.: ‘A novel SAR fast-locking digital PLL: behavioral modeling and simulations using VHDL-AMS’. Proc. of the 22nd Int. Conf. on Microelectronics (ICM 2010), Cairo, Egypt, December 2010, pp. 399–402.
-
5)
-
15. Lee, J., Kim, B.: ‘A low-noise fast-lock phase-locked loop with adaptive bandwidth control’, IEEE J. Solid-State Circuits, 2000, 35, (8), pp. 1137–1145 (doi: 10.1109/4.859502).
-
6)
-
16. Chen, Y., Mak, P.I., Zhou, Y.: ‘Self-tracking charge pump for fastlocking PLL’, Electron. Lett., 2010, 46, (11), pp. 755–757 (doi: 10.1049/el.2010.3562).
-
7)
-
22. Sai, A., Kobayashi, Y., Saigusa, S., et al: ‘A digitally stabilized type-III PLL using ring VCO with 1.01psrms integrated Jitter in 65 nm CMOS’. IEEE ISSCC Digest of Technical Papers, San Francisco, USA, February 2012, pp. 248–250.
-
8)
-
17. Yu, G., Wang, Y., Yang, H., et al: ‘Fast-locking all-digital phase-locked loop with digitally controlled oscillator tuning word estimating and presetting’, IET Circuits Devices Syst., 2010, 4, (3), pp. 207–217 (doi: 10.1049/iet-cds.2009.0173).
-
9)
-
1. Lu, T.-Y., Chen, W.-Z.: ‘A 3–10 GHz, 14 bands CMOS frequency synthesizer with spurs reduction for MB-OFDM UWB system’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2012, 20, (5), pp. 948–2012 (doi: 10.1109/TVLSI.2011.2134874).
-
10)
-
25. Wagdy, M.F., Jayaram, S.M.: ‘A novel flash fast-locking digital PLL: verilog-AMS modeling and simulations’. Proc. of the 10th Int. Conf. on Information Technology: New Generations (ITNG 2013), Las Vegas, Nevada, April 2013, pp. 217–222.
-
11)
-
19. Wu, S.-M., Chen, W.-L.: ‘A 9.2-GHz digital phase-locked loop with peakingfree transfer function’, IEEE J. Solid-State Circuits, 2014, 49, (8), pp. 1–12 (doi: 10.1109/JSSC.2014.2338493).
-
12)
-
4. Zhou, J., Li, W., Huang, D., et al: ‘0.4–6-GHz frequency synthesizer using dual-mode VCO for software-defined radio’, IEEE Trans. Microw. Theory Tech., 2013, 61, (2), pp. 848–859 (doi: 10.1109/TMTT.2012.2233493).
-
13)
-
14. Vaucher, C.S.: ‘An adaptive PLL tuning system architecture combining high spectral purity and fast settling time’, IEEE J. Solid-State Circuits, 2000, 35, (4), pp. 490–502 (doi: 10.1109/4.839909).
-
14)
-
11. Gardner, F.: ‘Charge-pump phase-lock loops’, IEEE Trans. Commun., 1980, 28, (11), pp. 1849–1858 (doi: 10.1109/TCOM.1980.1094619).
-
15)
-
10. Fahim, A.M., Elmasry, M.I.: ‘A fast lock digital phase-locked-loop architecture for wireless applications’, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 2003, 50, (2), pp. 63–72 (doi: 10.1109/TCSII.2003.809711).
-
16)
-
5. Frans, Y., Carey, D., Erett, M., et al: ‘A 0.5–16.3 Gb/s fully adaptive flexible-reach transceiver for FPGA in 20 nm CMOS’, IEEE J. Solid-State Circuits, 2015, 50, (8), pp. 1932–1944 (doi: 10.1109/JSSC.2015.2413849).
-
17)
-
6. Navid, R., Chen, E.-H., Hossain, M., et al: ‘A 40 Gb/s serial link transceiver in 28 nm CMOS technology’, IEEE J. Solid-State Circuits, 2015, 50, (4), pp. 814–827 (doi: 10.1109/JSSC.2014.2374176).
-
18)
-
9. Hsieh, F.-J., Kao, S.-K.: ‘Fast locking PLL with all-digital locked-aid circuit’. IEEE EDSSC, Hong Kong, China, December 2010, pp. 1–4.
-
19)
-
20. Chiu, W.-H., Huang, Y.X., Lin, T.-H.: ‘A dynamic phase error compensation technique for fast-locking phase-locked loops’, IEEE J. Solid-State Circuits, 2010, 45, (6), pp. 1137–1149 (doi: 10.1109/JSSC.2010.2046235).
-
20)
-
13. Woo, R., Liu, Y., Nam, E., et al: ‘Fast-lock hybrid PLL combining fractional-N and iteger-N modes of differing bandwidths’, IEEE J. Solid-State Circuits, 2008, 43, (2), pp. 379–389 (doi: 10.1109/JSSC.2007.914281).
-
21)
-
2. Liu, X., Zhang, L., Zhang, L., et al: ‘A 3.45–4.22 GHz PLL frequency synthesizer with constant loop bandwidth for WLAN applications’. Proc. of IEEE MWSCAS, Texas, USA, August 2014, pp. 749–752.
-
22)
-
3. Ozeren, E., Zihir, S., Tasdemir, F., et al: ‘A fully integrated multiband frequency synthesizer for WLAN and WiMAX applications’. European Microwave Integrated Circuits Conf. (EuMIC), Paris, France, September 2014, pp. 369–372.
-
23)
-
18. Yogesh, M., Dietl, M., Sareen, P., et al: ‘A low power, self-biased, bandwidth tracking semi-digital PLL design’. IEEE Int. Conf. on Electronics Design, Systems and Applications (ICEDSA), Kuala Lumpur, November 2012, pp. 135–140.
-
24)
-
8. Hekmat, M., Aryanfar, F., Wei, J., et al: ‘A 25 GHz fast-lock digital LC PLL with multiphase output using a magnetically-coupled loop of oscillators’, IEEE J. Solid-State Circuits, 2015, 50, (2), pp. 490–502 (doi: 10.1109/JSSC.2014.2361351).
-
25)
-
7. Saxena, S., Nandwana, R.K., Hanumolu, P.K.: ‘A 5 Gb/s energy-efficient voltage-mode transmitter using time-based de-emphasis’, IEEE J. Solid-State Circuits, 2014, 49, (8), pp. 1827–1836 (doi: 10.1109/JSSC.2014.2317142).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2015.0201
Related content
content/journals/10.1049/iet-cds.2015.0201
pub_keyword,iet_inspecKeyword,pub_concept
6
6