access icon free Architecture of the reconfigurable ultrasonic system-on-chip hardware platform

Design of ultrasonic signal processing systems requires a paradigm shift to fully utilise the benefits of recent advancements in the field of integrated circuits. It is necessary to design a standardised common platform that provides the flexibility to develop both software and hardware solutions. This enables the user to explore the full design space including software only, hardware only, and hardware/software co-design. To fulfil this purpose, the authors introduce the reconfigurable ultrasonic system-on-chip hardware (RUSH) platform. RUSH provides a common basis which significantly reduces the effort required to develop an ultrasonic signal processing system able to process the full range of ultrasound from 20 kHz to 20 MHz. Furthermore, this study aims to make the design and implementation of signal processing algorithms in embedded software and reconfigurable hardware very efficient. To demonstrate the computational efficiency and design flexibility of the RUSH platform, several important computationally intense algorithms such as split spectrum processing, chirplet signal decomposition and coherent averaging have been successfully ported to the RUSH platform, emphasising the many parts of the RUSH architecture.

Inspec keywords: signal processing; reconfigurable architectures; system-on-chip; hardware-software codesign

Other keywords: reconfigurable ultrasonic system-on-chip hardware platform; standardised common platform; frequency 20 kHz to 20 MHz; chirplet signal decomposition; RUSH platform; coherent averaging; paradigm shift; hardware-software codesign; embedded software; reconfigurable hardware; split spectrum processing; ultrasonic signal processing systems

Subjects: Hardware-software codesign; System-on-chip; Digital circuit design, modelling and testing; System-on-chip

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
    5. 5)
      • 29. Corbet, J.: ‘Linux device drivers’, (O'Reilly, Beijing Sebastopol, CA, 2005).
    6. 6)
    7. 7)
      • 28. ‘github.com/xilinx git’, http://www.github.com/Xilinx, accessed Jan 2012.
    8. 8)
    9. 9)
    10. 10)
      • 23. Govindan, P., Gilliland, S., Kasaeifard, A., et al: ‘Performance analysis of reconfigurable ultrasonic system-on-chip hardware (RUSH) platform’, IEEE Int. Instrum. Meas. Technol., 2013, pp. 15501553.
    11. 11)
    12. 12)
      • 25. ‘Information technology – portable operating system interface (POSIX) operating system interface (POSIX)’, (2009, ISO/IEC/IEEE 9945 (First edition 2009-09-15), pp. c1–3830).
    13. 13)
      • 26. ‘Buildroot – usage and documentation’, http://www.buildroot.net, accessed January 2012.
    14. 14)
    15. 15)
    16. 16)
      • 24. Satoh, K., Tada, J., Tamura, Y., et al: ‘Three-dimensional ultrasound imaging using hardware acceralator based on FPGA’. in Gallegos-Funes, Francisco (Ed.) (Vision Sensors and Edge Detection, 2010), ISBN: 978-953-307-098-8, InTech).
    17. 17)
    18. 18)
    19. 19)
    20. 20)
      • 27. ‘IEEE standard for boot (initialization configuration) firmware: ‘Core requirements and practices’, IEEE Std 1275-1994, pp. i262.
    21. 21)
      • 18. ‘Xilinx, Virtex-5 user guide’ http://www.xilinx.com/support/documentation/user_guides/ug190.pdf, accessed Jan 2010.
    22. 22)
    23. 23)
    24. 24)
      • 20. Fritsch, C., Camacho, J., Brizuela, J.: ‘A full featured ultrasound NDE system in a standard FPGA’, ECNDT Berlin Modell. Signal Process., 2006, pp. 110.
    25. 25)
      • 17. ‘The GNU Operating System’ http://www.gnu.org, accessed Jan 2013.
    26. 26)
    27. 27)
    28. 28)
    29. 29)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2015.0146
Loading

Related content

content/journals/10.1049/iet-cds.2015.0146
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading