Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Wideband dual-mode complementary metal–oxide–semiconductor receiver

A dual-mode complementary metal–oxide–semiconductor (CMOS) receiver operating from 1 to 2 GHz is presented. The proposed receiver employs a switchable low-noise amplifier (LNA) and two separated down-conversion paths to realise dual-mode operation. For receiving weak signals without large blockers, the receiver works in the high-gain mode which adopts the common gate (CG)–common source (CS) LNA and the active-mixer-based down-conversion path to achieve high gain and low noise figure (NF). In the case of large in-band blockers, the receiver works in the high linearity mode, which uses the LNA as a low-noise transimpedance amplifier followed by a 25% duty-cycle current-driving passive mixer and a transimpedance amplifier based on current buffer to obtain high in-band linearity. Implemented in a 0.18 μm CMOS technology, this receiver achieves 4.9 dB NF and a voltage gain range of 29.4–92.6 dB in high-gain mode, whereas +0.9 dBm in-band input-referred third-order interception and a voltage gain range of 15.8–20.1 dB in high linearity mode.

References

    1. 1)
    2. 2)
      • 17. Li, W., Xia, L., Huang, Y., et al: ‘A 0.13 µm CMOS UWB receiver front-end using passive mixer’. IEEE Asia Pacific Conf. on Circuits and Systems (APCCAS), 2008, pp. 288291.
    3. 3)
    4. 4)
      • 5. Chia-Hsin, W., Chun-Geik, T., Chun-Nan, C., et al: ‘A GPS/Galileo SoC with adaptive in-band blocker cancellation in 65 nm CMOS’. IEEE ISSCC Technical Digest, 2011, pp. 462464.
    5. 5)
    6. 6)
    7. 7)
      • 18. Cao, M., Chi, B., Zhang, C., et al: ‘A 1.2 V 0.1–3 GHz software-defined radio receiver front-end in 130 nm CMOS’. IEEE Radio Frequency Integrated Circuits Symp. (RFIC), 2011, pp. 14.
    8. 8)
    9. 9)
    10. 10)
    11. 11)
      • 7. Andrews, C., Molnar, A.: ‘A passive-mixer-first receiver with baseband-controlled RF impedance matching, ≪6 dB NF, and ≫27 dBm wideband IIP3’. IEEE ISSCC Technical Digest, February 2010, pp. 4647.
    12. 12)
      • 11. Razavi, B.: ‘RF microelectronics’ (Prentice-Hall, 1998).
    13. 13)
    14. 14)
      • 13. Razavi, B.: ‘Design of analog CMOS integrated circuits’ (McGraw-Hill Education, 2002).
    15. 15)
    16. 16)
      • 9. Borremans, J., Mandal, G., Giannini, V., et al: ‘A 40 nm CMOS highly linear 0.4-to-6 GHz receiver resilient to 0 dBm out-of-band blockers’. IEEE ISSCC Technical Digest, 2011, pp. 6264.
    17. 17)
    18. 18)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2015.0022
Loading

Related content

content/journals/10.1049/iet-cds.2015.0022
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address