© The Institution of Engineering and Technology
A divide-by-3 injection locked frequency divider is presented. The divider works based on a two-stage differential ring oscillator in which two quadrature signals are used as injection signals. The analytical relationship for the divider locking range is derived and the main factors impacting on this parameter are discussed. The circuit has been designed in a 0.18 μm CMOS technology with a supply voltage of 1.8 V. Post layout simulation on the divider including all layout wiring parasitic elements such as resistance, capacitance and inductance shows that the typical locking range of the divider is over 3 GHz from 1 to 4.2 GHz for −0.5 dBm injection signal level while its total power dissipation for 4.2 GHz input injection signal is 505 μW at the supply of 1.8 V.
References
-
-
1)
-
19. Aebischer, H.J., Oguey, D.: ‘CMOS current reference without resistance’, IEEE J. Solid-State Circuits, 1997, 32, pp. 1132–1135 (doi: 10.1109/4.597290).
-
2)
-
8. Vijayaraghavan, R., Islam, S.K., Haider, M.R., et al: ‘Wideband injection-locked frequency divider based on a process and temperature compensated ring oscillator’, IET Circuits Devices Syst., 2009, 3, (5), pp. 259–267 (doi: 10.1049/iet-cds.2008.0362).
-
3)
-
11. Dehghani, R.: ‘A wideband CMOS divide-by-3 injection-locked frequency divider’. 21st Iranian Conf. on Electrical Engineering (ICEE), 2013, pp. 1–4.
-
4)
-
12. Ponnambalam, M., Chandramani, P.: ‘Injection locked differential ring VCO’. IEEE Conf. on Information and Communication Technologies (ICT), 2013, pp. 424–427.
-
5)
-
6. Zhu, K., Islam, S.K., Roknsharifi, M., et al: ‘A Divide-by-3 0.4–1.4 GHz injection-locked frequency divider based on relaxation oscillator’, IEEE Microw. Wirel. Compon. Lett., 2013, 23, (7), pp. 368–370 (doi: 10.1109/LMWC.2013.2254705).
-
6)
-
10. Li, M.-W., Wang, P.-C., Huang, T.-H., et al: ‘Low-voltage, wide-locking-range, millimeter-wave divide-by-5 injection-locked frequency dividers’, IEEE Trans. Microw. Theory Tech., 2012, 60, (3), pp. 679–685 (doi: 10.1109/TMTT.2011.2180397).
-
7)
-
4. Osmany, S.A., Herzel, F., Scheytt, J.C.: ‘An Integrated 0.6–4.6 GHz, 5–7 GHz, 10–14 GHz, and 20–28 GHz frequency synthesizer for software-defined radio applications’, IEEE J. Solid-State Circuits, 2010, 45, (9), pp. 1657–1668 (doi: 10.1109/JSSC.2010.2051476).
-
8)
-
21. GHonoodi, H., Naimi, H.M.: ‘A phase and amplitude tunable quadrature LC oscillator: analysis and design’, IEEE Trans. Circuits Syst. I, 2011, 58, (4), pp. 677–689 (doi: 10.1109/TCSI.2010.2073910).
-
9)
-
16. Park, J., Lee, C.-H., Kim, B.-S., et al: ‘Design and analysis of low flicker-noise CMOS mixers for direct-conversion receivers’, IEEE Trans. Microw. Theory Tech., 2006, 54, (12), pp. 4372–4380 (doi: 10.1109/TMTT.2006.885582).
-
10)
-
27. Yi, X., Boon, C.C., Do, A.V., Yeo, K.S., Lim, W.M.: ‘Design of ring-oscillator-based injection-locked frequency dividers with single-phase inputs’, IEEE Microw. Wirel. Compon. Lett., 2011, 21, (10), pp. 559–561 (doi: 10.1109/LMWC.2011.2165277).
-
11)
-
9. Hara, S., Okada, K., Matsuzawa, A.: ‘10 MHz to 7 GHz quadrature signal generation using a divide-by−4/3, −3/2, −5/3, −2, −5/2, −3, −4, and −5 injection-locked frequency divider’. IEEE Symp. on VLSI Circuits (VLSIC), 2010, pp. 51–52.
-
12)
-
25. Ke, P.-C., Chiang, Y.-C.: ‘A 3.26-to-4.38 GHz divide-by-3 injection-locked frequency divider’. Asia-Pacific Microwave Conf. Proc. (APMC), 2010, pp. 2283–2286.
-
13)
-
14)
-
28. Sheng-Lyang, J., Chien-Feng, L., Wei-Hsung, Y.: ‘A divide-by-3 injection locked frequency divider with single-ended input’, IEEE Microw. Wirel. Compon. Lett., 2008, 18, (2), pp. 142–144 (doi: 10.1109/LMWC.2007.915142).
-
15)
-
15. Lee, J.H., Lin, Y.S.: ‘60 GHz CMOS downconversion mixer with 15.46 dB gain and 64.7 dB LO-RF isolation’, Electron. Lett., 2013, 49, (4), pp. 264–266 (doi: 10.1049/el.2012.4165).
-
16)
-
1. Chappell, W.J., Naglich, E.J., Maxey, C., et al: ‘Putting the radio in ‘software-defined radio’: hardware developments for adaptable RF systems’, Proc. IEEE, 2014, 102, (3), pp. 307–320 (doi: 10.1109/JPROC.2014.2298491).
-
17)
-
7. Mirzaei, A., Heidari, M.E., Bagheri, R., et al: ‘Multi-Phase injection widens lock range of ring oscillator based frequency dividers’, IEEE J. Solid-State Circuits, 2008, 43, (3), pp. 656–671 (doi: 10.1109/JSSC.2007.916602).
-
18)
-
26. Jang, S.-L., Chang, C.-W.: ‘A 90 nm CMOS LC-tank divide-by-3 injection-locked frequency divider with record locking range’, IEEE Microw. Wirel. Compon. Lett., 2010, 20, (4), pp. 229–231 (doi: 10.1109/LMWC.2010.2042561).
-
19)
-
18. Dehghani, R.: ‘Wide band injection-locked quadrature frequency divider based on cmos ring oscillators’, IEE Proc. Microw. Antennas Propag., 2006, 153, pp. 420–425 (doi: 10.1049/ip-map:20050202).
-
20)
-
31. Hattab, G., Ibnkahla, M.: ‘Multiband spectrum access: Great promises for future cognitive radio networks’, Proc. IEEE, 2014, 102, (3), pp. 282–306 (doi: 10.1109/JPROC.2014.2303977).
-
21)
-
5. Razavi, B., Lee, K.F., Yan, R.H.: ‘Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS’, IEEE J. Solid-State Circuits, 1995, 30, (2), pp. 101–109 (doi: 10.1109/4.341736).
-
22)
-
24. Huang, C.-J., Liu, C.-C., Jang, S.-L.: ‘A 0.35 μm CMOS divide-by-3 LC injection-locked frequency divider’. Int. Symp. on VLSI Design, Automation and Test, 2009, pp. 303–306.
-
23)
-
20. Maffezzoni, P., Levantino, S.: ‘Phase-noise analysis and simulation of LC oscillator-based injection-locked frequency dividers’, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2012, 31, (12), pp. 1925–1929 (doi: 10.1109/TCAD.2012.2205927).
-
24)
-
14. Dehghani, R.: ‘Design of CMOS operational amplifiers’ (Artech House, Boston, 2013).
-
25)
-
3. Razavi, B.: ‘Cognitive radio design challenges and techniques’, IEEE J. Solid-State Circuits, 2010, 45, (8), pp. 1542–1553 (doi: 10.1109/JSSC.2010.2049790).
-
26)
-
13. Sundstrom, L., Ek, S., Svensson, J., et al: ‘Complex IF harmonic rejection mixer for non-contiguous dual carrier reception in 65 nm CMOS’, IEEE J. Solid-State Circuits, 2013, 48, (7), pp. 1659–1668 (doi: 10.1109/JSSC.2013.2253406).
-
27)
-
17. Abidi, A.A.: ‘Phase noise and jitter in CMOS ring oscillators’, IEEE J. Solid-State Circuits, 2006, 41, (8), pp. 1803–1816 (doi: 10.1109/JSSC.2006.876206).
-
28)
-
22. Bevilacqua, A., Andreani, P.: ‘An analysis of 1/f noise to phase noise conversion in CMOS harmonic oscillators’, IEEE Trans. Circuits Syst. I, 2012, 59, (5), pp. 938–945 (doi: 10.1109/TCSI.2012.2190564).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2014.0363
Related content
content/journals/10.1049/iet-cds.2014.0363
pub_keyword,iet_inspecKeyword,pub_concept
6
6