In this paper, a new bi-directional transceiver has been proposed for high-speed signalling across on-chip global interconnects. The proposed transceiver has two modes of operation namely, the transmitter and the receiver. As a result, two transceivers sitting at the two ends of an interconnect can support two-way communication through the same link. The transceiver has very low small-signal impedance for both modes of operation and thereby supports high bandwidth of the link. Moreover, because of its high transimpedance gain over a large bandwidth in the receiving mode, the signalling current can be reduced to a very low value. The circuit has been designed in 65 nm, 1.2 V process with a global interconnect of length 10 mm and width 1.5 μm. Post-layout simulation of the transceivers with the link gives an energy efficiency of 0.101 pJ/b for a data transmission of 14 Gbps.

References

1. 1)
  - 5. Seon, K.L., Seung-Hun, L., Sylvester, D., Blaauw, D., Jae-Yoon, S.: ‘A 95 fJ/b current-mode transceiver for 10 mm on-chip interconnect’. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), February 2013, pp. 262–263.
2. 2)
  - 12. Ho, R., Ono, T., Hopkins, R.D., et al: ‘High speed and low energy capacitively driven on-chip wires’, IEEE J. Solid-State Circuits, 2008, 43, (1), pp. 52–60 (doi: 10.1109/JSSC.2007.910807).
3. 3)
  - 20. Rhew, H.G., Flynn, M.P., Park, J.Y.: ‘A 22 Gb/s, 10 mm on-chip serial link over lossy transmission line with resistive termination’. Proc. of the ESSCIRC (ESSCIRC), September 2012, pp. 233–236.
4. 4)
  - 4. Byungsub, K., Stojanovic, V.: ‘An energy-efficient equalized transceiver for RC-dominant channels’, IEEE J. Solid-State Circuits, 2010, 45, (6), pp. 1186–1197 (doi: 10.1109/JSSC.2010.2047458).
5. 5)
  - 1. Nigussie, E., Tuuna, S., Plosila, J., Isoaho, J., Tenhunen, H.: ‘Semi-serial on-chip link implementation for energy efficiency and high throughput’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2012, 20, (12), pp. 2265–2277 (doi: 10.1109/TVLSI.2011.2170228).
6. 6)
  - 21. ‘Predictive technology model’ (Arizona Univ., Tucson, AZ). http://ptm.asu.edu/, accessed April 2014.
7. 7)
  - 24. Weng, S.H., Zhang, Y., Buckwalter, J.F., Cheng, C.K.: ‘Energy efficiency optimization through codesign of the transmitter and receiver in high-speed on-chip interconnects’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2014, 22, (4), pp. 938–942 (doi: 10.1109/TVLSI.2013.2255070).
8. 8)
  - 23. Dobkin, R., Moyal, M., Kolodny, A., Ginosar, R.: ‘Asynchronous current mode serial communication’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2010, 18, (7), pp. 1107–1117 (doi: 10.1109/TVLSI.2009.2020859).
9. 9)
  - 22. Ito, H., Kimura, M., Miyashita, K., Ishii, T., Okada, K., Masu, K.: ‘A bidirectional- and multi-drop-transmission-line interconnect for multipoint-to-multipoint on-chip communications’, IEEE J. Solid-State Circuits, 2008, 43, (4), pp. 1020–1029 (doi: 10.1109/JSSC.2008.917547).
10. 10)
  - 3. Jose, A.P., Shepard, K.L.: ‘Distributed loss-compensation techniques for energy-efficient low-latency on-chip communication’, IEEE J. Solid-State Circuits, 2007, 42, (6), pp. 1415–1424 (doi: 10.1109/JSSC.2007.897165).
11. 11)
  - 9. Bashirullah, R., Wentai, L., Cavin, R.K.: ‘Current-mode signaling in deep submicrometer global interconnects’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2003, 11, (3), pp. 406–417 (doi: 10.1109/TVLSI.2003.812366).
12. 12)
  - 2. Chang, R.T., Talwalkar, N., Yue, C.P., Wong, S.S.: ‘Near speed-of-light signaling over on-chip electrical interconnects’, IEEE J. Solid-State Circuits, 2003, 38, (5), pp. 834–838 (doi: 10.1109/JSSC.2003.810060).
13. 13)
  - 8. Tzartzanis, N., Walker, W.W.: ‘Differential current-mode sensing for efficient on-chip global signaling’, IEEE J. Solid-State Circuits, 2005, 40, (11), pp. 2141–2147 (doi: 10.1109/JSSC.2005.857351).
14. 14)
  - 18. Mensink, E., Schinkel, D., Klumperink, E.A.M., van Tuijl, E., Nauta, B.: ‘Optimal positions of twists in global on-chip differential interconnects’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2007, 15, (4), pp. 438–446 (doi: 10.1109/TVLSI.2007.893661).
15. 15)
  - 15. Lee, J., Lee, W., Cho, S.H.: ‘A 2.5-Gb/s on-chip interconnect transceiver with crosstalk and ISI equalizer in 130 nm CMOS’, IEEE Trans. Circuits Syst. I, 2012, 59, (1), pp. 124–136 (doi: 10.1109/TCSI.2011.2161394).
16. 16)
  - 11. Wary, N., Mandal, P.: ‘A low impedance receiver for power efficient current mode signalling across on-chip global interconnects’, Int. J. Electron. Commun. (AEU), 2014, 68, (10), pp. 969–975 (doi: 10.1016/j.aeue.2014.04.023).
17. 17)
  - 6. Schinkel, D., Mensink, E., Klumperink, E.A.M., van Tuijl, E., Nauta, B.: ‘A 3-Gb/s/ch transceiver for 10-mm uninterrupted RC-limited global on-chip interconnects’, IEEE J. Solid-State Circuits, 2006, 41, (1), pp. 297–306 (doi: 10.1109/JSSC.2005.859880).
18. 18)
  - 13. Mensink, E., Schinkel, D., Klumperink, E.A.M., van Tuijl, E., Nauta, B.: ‘Power efficient gigabit communication over capacitively driven RC-limited on-chip interconnects’, IEEE J. Solid-State Circuits, 2010, 45, (2), pp. 447–457 (doi: 10.1109/JSSC.2009.2036761).
19. 19)
  - 19. Park, J.Y., Kang, J., Sunghyun, P., Flynn, M.P.: ‘A 9-Gbit/s serial transceiver for on-chip global signaling over lossy transmission lines’, IEEE Trans. Circuits Syst. I, 2009, 56, (8), pp. 1807–1817 (doi: 10.1109/TCSI.2009.2027634).
20. 20)
  - 7. Maheshwari, A., Burleson, W.: ‘Current-sensing and repeater hybrid circuit technique for on-chip interconnects’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2007, 15, (11), pp. 1239–1244 (doi: 10.1109/TVLSI.2007.904109).
21. 21)
  - 14. Schinkel, D., Mensink, E., Klumperink, E.A.M., van Tuijl, E., Nauta, B.: ‘Low-power, high-speed transceivers for network-on-chip communication’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2009, 17, (1), pp. 12–21 (doi: 10.1109/TVLSI.2008.2001949).
22. 22)
  - 16. Lee, J., Lee, W., Cho, S.H.: ‘A high-frequency compensated crosstalk and ISI equalizer for multi-channel on-chip interconnect in 130-nm CMOS’, IEEE J. Emerg. Sel. Top. Circuits Syst., 2012, 2, (2), pp. 314–321 (doi: 10.1109/JETCAS.2012.2193933).
23. 23)
  - 17. Seo, J., Blaauw, D., Sylvester, D.: ‘Crosstalk-aware PWM-based on-chip links with self-calibration in 65 nm CMOS’, IEEE J. Solid-State Circuits, 2011, 46, (9), pp. 2041–2052 (doi: 10.1109/JSSC.2011.2136630).
24. 24)
  - 10. Dave, M., Jain, M., Shojaei Baghini, M., Sharma, D.: ‘A variation tolerant current-mode signaling scheme for on-chip interconnects’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2013, 21, (2), pp. 342–353 (doi: 10.1109/TVLSI.2012.2185835).

High-speed energy-efficient bi-directional transceiver for on-chip global interconnects

References

Related content