Multi-standard high-throughput and low-power quasi-cyclic low density parity check decoder for worldwide interoperability for microwave access and wireless fidelity standards

Vijaya Kumar Kanchetla; Rahul Shrestha; Roy Paily

Multi-standard high-throughput and low-power quasi-cyclic low density parity check decoder for worldwide interoperability for microwave access and wireless fidelity standards

View Fulltext

Author(s): Vijaya Kumar Kanchetla ¹ ; Rahul Shrestha ² ; Roy Paily ¹
- Affiliations: 1: Department of Electronics and Electrical Engineering, Indian Institute of Technology Guwahati, Assam, India ;
  2: Center for VLSI and Embedded System Technologies, International Institute of Information Technology Hyderabad, Telangana, India
Source: Volume 10, Issue 2, March 2016, p. 111 – 120
DOI: 10.1049/iet-cds.2014.0347 , Print ISSN 1751-858X, Online ISSN 1751-8598

Received 06/11/2014, Accepted 17/07/2015, Revised 13/07/2015, Published 01/03/2016

This study presents a reconfigurable quasi-cyclic low density parity check (QC-LDPC) decoder for IEEE 802.16e worldwide interoperability for microwave access and IEEE 802.11n wireless fidelity communication standards. It supports multiple code-rates of 1/2, 2/3, 3/4, 5/6 and its architecture has been designed based on column layered decoding technique to enhance the convergence speed. The authors have suggested a register file based approach to handle the shift property of the modified parity check matrix and a modified version of the matrix permutation method has been introduced to reduce the number of check nodes which handle multiple messages. In addition, parallel processing has been incorporated in the decoder architecture to attain higher achievable throughput. This QC-LDPC decoder is implemented in 90 nm CMOS process and is post-layout simulated. It can achieve a throughput of 796 Mbps for a code-rate of 5/6. With 0.9 V supply, it consumes 146 mW of total power at 149 MHz clock frequency.

References

1. 1)
  - 19. Bao, D., Xiang, B., Shen, R., et al: ‘Programmable architecture for flexi-mode QC-LDPC decoder supporting wireless LAN/MAN applications and beyond’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2010, 57, (1), pp. 125–138 (doi: 10.1109/TCSI.2009.2019395).
2. 2)
  - 13. Ueng, Y.L., Yang, C.J., Wang, K.C., et al: ‘A multimode shuffled iterative decoder architecture for high-rate RS-LDPC codes’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2010, 57, (10), pp. 2790–2803 (doi: 10.1109/TCSI.2010.2046964).
3. 3)
  - 3. IEEE Std 802.11n-2009 (Amendment to IEEE Std 802.11-2007 as amended by IEEE Std 802.11k-2008, IEEE Std 802.11r-2008, IEEE Std 802.11y-2008, and IEEE Std 802.11w-2009), 2009.
4. 4)
  - 8. Wu, X., Song, Y., Jiang, M., et al: ‘Adaptive-normalized/offset min-sum algorithm’, IEEE Commun. Lett., 2010, 14, (7), pp. 667–669 (doi: 10.1109/LCOMM.2010.07.100508).
5. 5)
  - 5. Zhang, J., Fossorier, M.: ‘Shuffled belief propagation decoding’, IEEE Trans. Commun., 2005, 53, pp. 209–213 (doi: 10.1109/TCOMM.2004.841982).
6. 6)
  - 13. MacKay, D.J.C.: ‘Good error correcting codes based on very sparse matrices’, IEEE Trans. Inf. Theory, 1999, 45, (2), pp. 399–431 (doi: 10.1109/18.748992).
7. 7)
  - 14. Lin, J., Sha, J., Wang, Z., et al: ‘An improved min-sum based column-layered decoding algorithm for LDPC codes’. IEEE Workshop on Signal Processing Systems (SiPS 2009), 2009, pp. 238–242.
8. 8)
  - 6. Sha, J., Wang, Z., Gao, M.: ‘VLSI’. InTech, under CC BY-NC-SA, 2010.
9. 9)
  - 18. Liu, C.-H., Lin, C.-C., Yen, S.-W., et al: ‘Design of a multimode QC-LDPC decoder based on shift-routing network’, IEEE Trans. Circuits Syst. II, Express Briefs, 2009, 56, (9), pp. 734–738 (doi: 10.1109/TCSII.2009.2027967).
10. 10)
  - 10. Sharon, E., Litsyn, S., Goldberger, J.: ‘An efficient message-passing schedule for LDPC decoding’. Proc. of 23rd IEEE Convention of Electrical and Electronics Engineers in Israel, 2004, pp. 223–226.
11. 11)
  - 4. Kou, Y., Lin, S., Fossorier, M.P.C.: ‘Low-density parity-check codes based on finite geometries: a rediscovery new results’, IEEE Trans. Inf. Theory, 2001, 47, pp. 2711–2736 (doi: 10.1109/18.959255).
12. 12)
  - 21. Brack, T., Alles, M., Lehnigk-Emden, T., et al: ‘Low complexity LDPC code decoders for next generation standards’. Design, Automation Test in Europe Conf. Exhibition (DATE ‘07), 2007, pp. 1–6.
13. 13)
  - 15. Cui, Z., Wang, Z., Zhang, X., et al: ‘Efficient decoder design for high-throughput LDPC decoding’. IEEE Asia Pacific Conf. on Circuits and Systems (APCCAS 2008), 2008, pp. 1640–1643.
14. 14)
  - 16. Spagnol, C., Popovici, E.M., Marnane, W.P.: ‘Hardware implementation of GF(2m) LDPC decoders’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2009, 56, (12), pp. 2609–2620 (doi: 10.1109/TCSI.2009.2016621).
15. 15)
  - 11. Radosavljevic, P., Baynast, A.D., Cavallaro, J.R.: ‘Optimized message passing schedules for LDPC decoding’. Conf. Record of the 39th Asilomar Conf. on Signals, Systems and Computers, 2005, pp. 591–595.
16. 16)
  - 9. Ueng, Y.L., Yang, B.J., Yang, C.J., et al: ‘An efficient multi-standard ldpc decoder design using hardware-friendly shuffled decoding’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2013, 60, (3), pp. 743–756 (doi: 10.1109/TCSI.2012.2215746).
17. 17)
  - 17. Cui, Z., Wang, Z., Zhang, X.: ‘Reduced-complexity column-layered decoding and implementation for LDPC codes’, IET Commun., 2011, 5, (15), pp. 2177–2186 (doi: 10.1049/iet-com.2010.1002).
18. 18)
  - 7. Jiang, M., Zhao, C., Zhang, L., et al: ‘Adaptive offset min-sum algorithm for low-density parity check codes’, IEEE Commun. Lett., 2006, 10, (6), pp. 483–485 (doi: 10.1109/LCOMM.2006.1638623).
19. 19)
  - 20. Kuo, T., Willson, A.N.: ‘A flexible decoder IC for WiMAX QC-LDPC codes’. IEEE Custom Integrated Circuits Conf. (CICC 2008), 2008, pp. 527–530.
20. 20)
  - 2. IEEE Std 802.16e-2005 and IEEE Std 802.16-2004/Cor 1-2005 (Amendment and Corrigendum to IEEE Std 802.16-2004), 2006.
21. 21)
  - 1. Gallager, R.G.: ‘Low-density parity-check codes’, IRE Trans. Inf. Theory, 1962, 8, (1), pp. 21–28 (doi: 10.1109/TIT.1962.1057683).

Login

Not registered yet?

Share

Tools

Login to add to favourites

Key

Multi-standard high-throughput and low-power quasi-cyclic low density parity check decoder for worldwide interoperability for microwave access and wireless fidelity standards

References

Related content