© The Institution of Engineering and Technology
In this paper, a new voltage mirror circuit by using carbon nanotubes (CNTs) technology is presented. This circuit is specifically proposed for the application of duplicating multiple-valued and fuzzy dynamic random access memories. The given structure prevents any voltage drop for the capacitor inside the memory cell. As a result, any fanout circuit can be driven. The new structure can be utilised for different multiple-valued logic systems without a change. The unique characteristics of carbon nanotube field effect transistor (CNFET) technology are exploited in this paper to meet the desired design goals. It demonstrates the potentials of CNFET technology in a realistic very large-scale integration application. The proposed design is highly tolerant to D CNT variation and it is also immune to misaligned CNTs. Simulation results demonstrate that it provides sufficient driving capability with reasonable accuracy.
References
-
-
1)
-
46. Javey, A., Shim, M., Dai, H.: ‘Electrical properties and devices of large-diameter single-walled carbon nanotubes’, Appl. Phys. Lett., 2002, 80, (6), pp. 1064–1066 (doi: 10.1063/1.1448850).
-
2)
-
28. Kim, Y.B., Kim, Y.-B., Lombardi, F.: ‘A novel design methodology to optimize the speed and power of the CNTFET circuits’. Proc. IEEE Int. Midwest Symp. Circuits and Systems, Cancun, 2009, pp. 1130–1133.
-
3)
-
4)
-
27. Javey, A., Guo, J., Farmer, D., et al: ‘Self-aligned ballistic molecular transistors and electrically parallel nanotube arrays’, Nano Lett., 2004, 4, (7), pp. 1319–1322 (doi: 10.1021/nl049222b).
-
5)
-
26. Moaiyeri, M.H., Mirzaee, R.F., Navi, K., Momeni, A.: ‘Design and analysis of a high-performance CNFET-based full adder’, Int. J. Electron., 2012, 99, (1), pp. 113–130 (doi: 10.1080/00207217.2011.623269).
-
6)
-
3. Zilouchian, A., Jamshidi, M.: ‘Intelligent control systems using soft computing methodologies’ (CRC Press, 2001).
-
7)
-
45. Kim, K.K., Kim, Y.-B., Choi, K.: ‘Hybrid CMOS and CNFET power gating in ultralow voltage design’, IEEE Trans. Nanotechnol., 2011, 10, (6), pp. 1439–1448 (doi: 10.1109/TNANO.2011.2168236).
-
8)
-
11. Lam, Y.H., Ki, W.H., Tsui, C.Y.: ‘Symmetrically matched voltage mirror and applications therefor’. , 2007.
-
9)
-
17. Pable, S.D., Imran, A., Hasan, M.: ‘Performance optimization of CNFET based subthreshold circuits’. Annual IEEE India Conf., Kolkata, 2010, pp. 1–4.
-
10)
-
40. Peng, L.-M., Zhang, Z., Wang, S.: ‘Carbon nanotube electronics: recent advances’, Mater. Today, 2014, 17, (9), pp. 433–442 (doi: 10.1016/j.mattod.2014.07.008).
-
11)
-
41. Pei, T., Zhang, P., Zhang, Z., et al: ‘Modularized construction of general integrated circuits on individual carbon nanotubes’, Nano Lett., 2014, 14, (6), pp. 3102–3109 (doi: 10.1021/nl5001604).
-
12)
-
38. Zhang, Z., Liang, X., Wang, S., et al: ‘Doping-free fabrication of carbon nanotube based ballistic CMOS devices and circuits’, Nano Lett., 2007, 7, (12), pp. 3603–3607 (doi: 10.1021/nl0717107).
-
13)
-
19. Marulanda, J.M., Srivastava, A., Yellampalli, S.: ‘Numerical modeling of the I-V characteristics of carbon nanotube field effect transistors’. 40th Southeastern Symp. System Theory, New Orleans, 2008, pp. 235–238.
-
14)
-
21. Appenzeller, J.: ‘Carbon nanotube for high-performance electronics-progress and prospect’, Proc. IEEE, 2008, 96, (2), pp. 201–211 (doi: 10.1109/JPROC.2007.911051).
-
15)
-
48. Gao, G., Cagin, T., Goddard III, W.A.: ‘Energetics, structure, mechanical and vibrational properties of single-walled carbon nanotubes’, Nanotechnology, 1998, 9, pp. 184–191 (doi: 10.1088/0957-4484/9/3/007).
-
16)
-
22. Rahman, A., Guo, H., Datta, S., Lundstrom, M.S.: ‘Theory of ballistic nanotransistors’, IEEE Trans. Electron Device, 2003, 50, (10), pp. 1853–1854 (doi: 10.1109/TED.2003.815366).
-
17)
-
54. Moaiyeri, M.H., Mirzaee, R.F., Doostaregan, A., Navi, K., Hashemipour, O.: ‘A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits’, IET Comput. Digital Techn., 2013, 7, (4), pp. 167–181 (doi: 10.1049/iet-cdt.2013.0023).
-
18)
-
16. Radfar, M., Shah, K., Singh, J.: ‘Recent subthreshold design techniques’, Active Passive Electron. Compon., 2012, 2012, (926753), pp. 1–11 (doi: 10.1155/2012/926753).
-
19)
-
5. Mirzaee, R.F., Navi, K., Bagherzadeh, N.: ‘High-efficient circuits for ternary addition’, VLSI Des., 2014, 2014, (534587), pp. 1–15 (doi: 10.1155/2014/534587).
-
20)
-
6. Lin, S., Kim, Y.B., Lombardi, F.: ‘CNTFET-based design of ternary logic gates and arithmetic circuits’, IEEE Trans. Nanotechnol., 2011, 10, (2), pp. 217–225 (doi: 10.1109/TNANO.2009.2036845).
-
21)
-
44. Meric, I., Caruso, V., Caldwell, R., Hone, J., Shepard, K.L., Wind, S.J.: ‘Hybrid carbon nanotube-silicon complementary metal oxide semiconductor circuits’, J. Vacuum Sci. Technol. B, 2007, 25, pp. 2577–2580 (doi: 10.1116/1.2800322).
-
22)
-
9. Lin, S., Kim, Y.B., Lombardi, F., Lee, Y.J.: ‘A new SRAM cell design using CNTFETs’. Proc. Int. SoC Design Conf., Busan, 2008, pp. 1168–1171.
-
23)
-
24. Tans, S.J., Verschueren, A.R.M., Dekker, C.: ‘Room-temperature transistor based on a single carbon nanotube’, Nature, 1998, 393, pp. 49–52 (doi: 10.1038/29954).
-
24)
-
39. Zhang, Z., Wang, S., Wang, Z., et al: ‘Almost perfectly symmetric SWCNT-based CMOS devices and scaling’, ACS Nano, 2009, 3, (11), pp. 3781–3787 (doi: 10.1021/nn901079p).
-
25)
-
32. Patil, N., Deng, J., Lin, A., Wong, H.-S., Mitra, S.: ‘Design methods for misaligned and mispositioned carbon-nanotube immune circuits’, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2008, 27, (10), pp. 1725–1736 (doi: 10.1109/TCAD.2008.2003278).
-
26)
-
33. Saito, R., Dresselhaus, G., Dresselhaus, M.: ‘Physical properties of carbon nanotubes’ (Imperial Collage Press, London, UK, 1998).
-
27)
-
30. Deng, J.: ‘Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors’. Ph.D. thesis, Department of Electrical Engineering and The Committee on Graduate Studies of Stanford University, 2007.
-
28)
-
18. Liang, J., Chen, L., Han, J., Lombardi, F.: ‘Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs’, IEEE Trans. Nanotechnol., 2014, 13, (4), pp. 695–708 (doi: 10.1109/TNANO.2014.2316000).
-
29)
-
37. Ding, L., Wang, S., Zhang, Z., et al: ‘Y-Contacted high-performance n-type single-walled carbon nanotube field-effect transistors: scaling and comparison with Sc-contacted devices’, Nano Lett., 2009, 9, (12), pp. 4209–4214 (doi: 10.1021/nl9024243).
-
30)
-
8. Jayashree, H.V., Sai Shruthi, V.P.: ‘Ternary SRAM for low power applications’. Int. Symp. Communication, Information & Computing Technology, Mumbai, 2012, pp. 1–6.
-
31)
-
25. Martel, R., Schmidt, T., Shea, H.R., Hertel, T., Avouris, P.: ‘Single- and multi-wall carbon nanotube field-effect transistors’, Appl. Phys. Lett., 1998, 73, (17), pp. 2447–2449 (doi: 10.1063/1.122477).
-
32)
-
52. El Shabrawy, K., Maharatna, K., Bagnall, D., Al-Hashemi, B.M.: ‘Modeling SWCNT bandgap and effective mass variation using a Monte Carlo approach’, IEEE Trans. Nanotechnol., 2010, 9, (2), pp. 184–193 (doi: 10.1109/TNANO.2009.2028343).
-
33)
-
51. Lin, S., Kim, Y.B., Lombardi, F.: ‘Design and analysis of a 32 nm PVT tolerant CMOS SRAM cell for low leakage and high stability’, Integr. VLSI J., 2010, 43, (2), pp. 176–187 (doi: 10.1016/j.vlsi.2010.01.003).
-
34)
-
29. Algul, B.P., Kodera, T., Oda, S., Uchida, K.: ‘Study on device parameters of carbon nanotube field electron transistors to realize steep subthreshold slope of less than 60 mV/Decade’, Jap. J. Appl. Phys., 2011, 50, (04DN01), pp. 1–4.
-
35)
-
2. Hajek, P.: ‘Fuzzy logic’ (Stanford Encyclopaedia of Philosophy, Stanford University, 2010).
-
36)
-
37)
-
42. Ding, L., Zhang, Z., Liang, S., et al: ‘CMOS-based carbon nanotube pass-transistor logic integrated circuits’, Nat. Commun., 2012, 3, pp. 1–7.
-
38)
-
35. Bachtold, A., Hadley, P., Nakanishi, T., Dekker, C.: ‘Logic circuits with carbon nanotube transistors’, Science, 2001, 294, (5545), pp. 1317–1320 (doi: 10.1126/science.1065824).
-
39)
-
12. Chi, M.-H.: ‘Challenges in manufacturing FinFET at 20 nm node and beyond’ (Globalfoundries, 2012).
-
40)
-
43. Shulaker, M.M., Hills, G., Patil, N., et al: ‘Carbon nanotube computer’, Nature, 2013, 501, pp. 526–530 (doi: 10.1038/nature12502).
-
41)
-
31. Kang, S.J., Kocabas, C., Ozel, T., et al: ‘High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes’, Nat. Nanotechnol., 2007, 2, pp. 230–236 (doi: 10.1038/nnano.2007.77).
-
42)
-
49. Patil, N., Deng, J., Wong, H.-S.P., Mitra, S.: ‘Automated design of misaligned-carbon-nanotube-immune circuits’. 44th ACM/IEEE Design Automation Conf., 2007, pp. 958–961.
-
43)
-
7. Mirzaee, R.F., Moaiyeri, M.H., Maleknejad, M., Navi, K., Hashemipour, O.: ‘Dramatically low-transistor-count high-speed ternary adders’. IEEE 43rd Int. Symp. Multiple-Valued Logic, Toyama, 2013, pp. 170–175.
-
44)
-
4. Moaiyeri, M.H., Navi, K., Hashemipour, O.: ‘Design and evaluation of CNFET-based quaternary circuits’, Circuits Syst. Signal Process., 2012, 31, (5), pp. 1631–1652 (doi: 10.1007/s00034-012-9413-2).
-
45)
-
36. Derycke, V., Martel, R., Appenzeller, J., Avouris, P.: ‘Carbon nanotube inter- and intramolecular logic gates’, Nano Lett., 2001, 1, (9), pp. 453–456 (doi: 10.1021/nl015606f).
-
46)
-
21. Zadeh, L.A.: ‘Fuzzy sets’, Inf. Control, 1965, 8, (3), pp. 338–353 (doi: 10.1016/S0019-9958(65)90241-X).
-
47)
-
13. Swahn, B., Hassoun, S.: ‘Electro-thermal analysis of multi-fin devices’, IEEE Trans. Very Large Scale Integr. (VLSI) Systems, 2008, 16, (7), pp. 816–829 (doi: 10.1109/TVLSI.2008.2000455).
-
48)
-
47. Stoliarov, S.I., Nyden, M.R.: ‘Molecular mechanics calculations of the thermodynamic stabilities of polymer-carbon nanotube composites’, in (Eds.): ‘Flame retardant polymer nanocomposites’ (John Wiley & Sons, 2007), pp. 89–106.
-
49)
-
34. Zhang, G., Qi, P., Wang, X., et al: ‘Selective etching of metallic carbon nanotubes by gag-phase reaction’, Science, 2006, 314, (5801), pp. 974–977 (doi: 10.1126/science.1133781).
-
50)
-
10. Dhande, A.P., Ingole, V.T.: ‘Design & implementation of 2-bit ternary ALU slice’. Third Int. Conf. Sciences of Electronics, Technologies of Information and Telecommunications, 2005, pp. 17–21.
-
51)
-
14. Wang, A., Calhoun, B.H., Chandrakasan, A.P.: ‘Sub-threshold design for ultra-low-power systems’ (Springer, 2006).
-
52)
-
23. Raychowdhury, A., Roy, K.: ‘Carbon nanotube electronics: design of high-performance and low-power digital circuits’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2007, 54, (11), pp. 2391–2401 (doi: 10.1109/TCSI.2007.907799).
-
53)
-
53. Shahidipour, H., Ahmadi, A., Maharatna, K.: ‘Effect of variability in SWCNT-based logic gates’. Proc. Int. Symp. Integrated Circuits, Singapore, 2009, pp. 252–255.
-
54)
-
15. Paul, S.: ‘Design and implementation of a sub-threshold wireless BFSK transmitter’. M.Sc. thesis, The Office of Graduate Studies of Texas A&M University, 2007.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2014.0295
Related content
content/journals/10.1049/iet-cds.2014.0295
pub_keyword,iet_inspecKeyword,pub_concept
6
6