This paper proposes a pipelined decoder architecture for generalised concatenated (GC) codes. These codes are constructed from inner binary Bose–Chaudhuri–Hocquenghem (BCH) and outer Reed–Solomon codes. The decoding of the component codes is based on hard decision syndrome decoding algorithms. The concatenated code consists of several small BCH codes. This enables a hardware architecture where the decoding of the component codes is pipelined. A hardware implementation of a GC decoder is presented and the cell area, cycle counts as well as the timing constraints are investigated. The results are compared to a decoder for long BCH codes with similar error correction performance. In comparison, the pipelined GC decoder achieves a higher throughput and has lower area consumption.

References

1. 1)
  - 2. Bossert, M.: ‘Channel coding for telecommunications’ (Wiley, 1999).
2. 2)
  - 9. Yaakobi, E., Grupp, L., Siegel, P.H., Swanson, S., Wolf, J.K.: ‘Characterization and error-correcting codes for tlc flash memories’. Int. Conf. on Computing, Networking and Communications (ICNC), 2012, January 2012, pp. 486–491.
3. 3)
  - 10. Dumer, I.: ‘Concatenated codes and their multilevel generalizations’, ‘Handbook of coding theory’ (Elsevier, Amsterdam, 1998), vol. II.
4. 4)
  - 18. Jiang, Y.: ‘A practical guide to error-control coding using Matlab’ (Artech House, 2010).
5. 5)
  - 22. Park, J.-I., Lee, K., Choi, C.-S., Lee, H.: ‘High-speed low-complexity Reed-Solomon decoder using pipelined Berlekamp-Massey algorithm and its folded architecture’, J. Semiconductor Technol. Sci., 2010, 10, (3), pp. 193–202 (doi: 10.5573/JSTS.2010.10.3.193).
6. 6)
  - 7. Micheloni, R., Marelli, A., Ravasio, R.: ‘Error correction codes for non-volatile memories’ (Springer, 2008).
7. 7)
  - 19. Massey, J.: ‘Shift-register synthesis and BCH decoding’, IEEE Trans. Inf. Theory, 1969.
8. 8)
  - 14. Breitbach, M., Bossert, M., Zyablov, V., Sidorenko, V.: ‘Array codes correcting a two-dimensional cluster of errors’, IEEE Trans. Inf. Theory, 1998, 44, (5), pp. 2025–2031 (doi: 10.1109/18.705587).
9. 9)
  - 4. Neubauer, A., Freudenberger, J., Kühn, V.: ‘Coding theory: algorithms, architectures and applications’ (John Wiley & Sons, 2007).
10. 10)
  - 24. Freudenberger, J., Spinner, J.: ‘A configurable Bose-Chaudhuri-Hocquenghem codec architecture for flash controller applications’, J. Circuits Syst. Comput., 2014, 23, (2), pp. 1–15 (doi: 10.1142/S0218126614500194).
11. 11)
  - 23. Drescher, W.: ‘Schaltungsanordnung zur Galoisfeld-Arithmetik’ (Dissertation TU-Dresden, 2005).
12. 12)
  - 1. Blahut, R.E.: ‘Theory and practice of error control codes’ (Addison-Wesley, 1983).
13. 13)
  - 16. Liu, W., Rho, J., Sung, W.: ‘Low-power high-throughput BCH error correction VLSI design for multi-level cell NAND flash memories’. IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS), October 2006, pp. 303–308.
14. 14)
  - 13. Freudenberger, J., Kaiser, U., Spinner, J.: ‘Concatenated code constructions for error correction in non-volatile memories’. Int. Symp. on Signals, Systems, and Electronics (ISSSE), Potsdam, October 2012, pp. 1–6.
15. 15)
  - 5. Zhang, X., Parhi, K.K.: ‘High-speed architectures for parallel long BCH encoders’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2005, 13, (7), pp. 872–877 (doi: 10.1109/TVLSI.2005.850125).
16. 16)
  - 6. Sun, F., Devarajan, S., Rose, K., Zhang, T.: ‘Design of on-chip error correction systems for multilevel NOR and NAND flash memories’, IET Circuits Devices Syst., 2007, 1, (3), pp. 241–249 (doi: 10.1049/iet-cds:20060275).
17. 17)
  - 8. Yaakobi, E., Ma, J., Grupp, L., Siegel, P.H., Swanson, S., Wolf, J.K.: ‘Error characterization and coding schemes for flash memories’. IEEE GLOBECOM Workshops, December 2010, pp. 1856–1860.
18. 18)
  - 21. Chien, R.T.: ‘Cyclic decoding procedure for the Bose-Chaudhuri-Hocquenghem codes’. IEEE Transactions Informatiom Theory, 1964.
19. 19)
  - 17. Wang, C., Gao, Y., Han, L., Wang, J.: ‘The design of parallelized BCH codec’. Third Int. Congress on Image and Signal Processing (CISP), 2010.
20. 20)
  - 15. Freudenberger, J., Spinner, J., Shavgulidze, S.: ‘Generalized concatenated codes for correcting two-dimensional clusters of errors and independent errors’. Int. Conf. on Communication and Signal Processing (CSP), Castelldefels-Barcelona, February 2014, pp. 1–5.
21. 21)
  - 12. Fahrner, A., Griesser, H., Klarer, R., Zyablov, V.V.: ‘Low-complexity GEL codes for digital magnetic storage systems’, IEEE Trans. Magn., 2004, 40, (4), pp. 3093–3095 (doi: 10.1109/TMAG.2004.830620).
22. 22)
  - 25. Freudenberger, J., Spinner, J.: ‘Mixed serial/parallel hardware implementation of the Berlekamp-Massey algorithm for BCH decoding in Flash controller applications’. Int. Symp. on Signals, Systems, and Electronics (ISSSE), Potsdam, October 2012, pp. 1–5.
23. 23)
  - 20. Chang, H.-C., Shung, C.B.: ‘New serial architecture for the Berlekamp-Massey algorithm’, IEEE Trans. Commun., 1999, 47, (4), pp. 481–483 (doi: 10.1109/26.764911).
24. 24)
  - 11. Zyablov, V., Shavgulidze, S., Bossert, M.: ‘An introduction to generalized concatenated codes’, Eur. Trans. Telecommun., 1999, 10, (6), pp. 609–622 (doi: 10.1002/ett.4460100606).

Decoder architecture for generalised concatenated codes

References

Related content