© The Institution of Engineering and Technology
In this paper a new solution for a highly linear, high speed open loop (OL) residue amplifier for applications in high-speed pipelined analogue-digital converters is proposed. The proposed amplifier has a voltage gain of 4 (V/V) with <0.2% non-linearity error and 1.2 Vp-p output swing. The amplifier is compensated for process variations by using a novel gain control mechanism, thus maintains the linearity in all process conditions and also in the presence of a mismatch. The proposed amplifier is designed in 0.35 μm complementary metal-oxide semiconductor process, and the settling time is approximately 2 ns when driving two 1 pF single ended capacitive loads. It consumes 38 mW power from a 2.8 V supply and occupies 0.073 mm2 of die area. Simulations are performed in HSPICE using level 49 models.
References
-
-
1)
-
6. Murmann, B., Boser, B.E.: ‘A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification’, IEEE J. Solid-State Circuits, 2003, 38, (12), pp. 2040–2050 (doi: 10.1109/JSSC.2003.819167).
-
2)
-
7. Iroaga, E., Murmann, B.: ‘A 12-Bit 75-MS/s pipelined ADC using incomplete settling’, IEEE J. Solid-State Circuits, 2007, 42, (4), pp. 748–756 (doi: 10.1109/JSSC.2007.892154).
-
3)
-
25. Zhu, Y., Chan, Ch., Chio, U., et al: ‘A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS’, IEEE J. Solid-State Circuits, 2010, 45, (6), pp. 1111–1121 (doi: 10.1109/JSSC.2010.2048498).
-
4)
-
19. Mesri, A., Pirbazari, M.M., Hadidi, Kh., Khoei, A.: ‘High gain two-stage amplifier with positive capacitive feedback compensation’, IET Circuits Devices Syst., 2015, 9, (3), pp. 181–190 (doi: 10.1049/iet-cds.2014.0139).
-
5)
-
14. Wu, R., Huijsing, J.H., Makinwa, K.A.A.: ‘A current-feedback instrumentation amplifier with a gain error reduction loop and 0.06% untrimmed gain error’, IEEE J. Solid-State Circuits, 2011, 46, (12), pp. 2794–2806 (doi: 10.1109/JSSC.2011.2162923).
-
6)
-
24. Hershberg, B., Weaver, S., Moon, U.: ‘Design of a split-CLS pipelined ADC with full signal swing using an accurate but fractional signal swing opamp’, IEEE J. Solid-State Circuits, 2010, 45, (12), pp. 2623–2633 (doi: 10.1109/JSSC.2010.2073190).
-
7)
-
16. Razavi, B.: ‘RF microelectronics’ (Prentice Hall, New Jersey, 2nd edn.), .
-
8)
-
15. Razavi, B.: ‘Design of analog CMOS integrated circuits’ (Mcgraw-Hill Publisher, New York, 2001).
-
9)
-
10. Vereecken, W., Steyaert, M.: ‘20–850 MHz low-distortion baseband amplifier in digital CMOS process’, IET Electron. Lett., 2008, 44, (20), pp. 1167–1168 (doi: 10.1049/el:20080891).
-
10)
-
13. Ouzounov, S., Roza, E., Hegt, H., Roermund, A.V.: ‘Design of MOS transconductors with low noise and low harmonic distortion for minimum current consumption’, VLSI J. Integr., 2007, 40, pp. 365–379 (doi: 10.1016/j.vlsi.2006.03.001).
-
11)
-
18. Sobhi-Gheshlaghi, J., Hadidi, Kh., Khoei, A.: ‘A new method for offset cancellation in high-resolution high-speed comparators’, IEICE Trans. Electron., 2005, 88, pp. 1154–1160 (doi: 10.1093/ietele/e88-c.6.1154).
-
12)
-
20. Tsang, Y., Shiono, R., Pfeffer, G., Kwan, S.: ‘Characterization and understanding of high valued polysilicon resistor resistance variation across a resistor bank with parallel resistor fingers’, IEEE Trans. Semiconduct. Manufact., 2014, 27, (2), pp. 294–300 (doi: 10.1109/TSM.2014.2311375).
-
13)
-
8. Zhang, H., Chen, G., Cheng, J., Jia, H.: ‘A low-power, high-speed open-loop residue amplifier for pipelined ADCs with digital calibration’. Seventh Int. Conf. ASIC, 2007, pp. 469–472.
-
14)
-
21. Sackinger, E., Guggenbuhl, W.: ‘A versatile building block: the CMOS differential difference amplifier and its applications’, IEEE J. Solid-State Circuits, 1987, 22, (2), pp. 287–294 (doi: 10.1109/JSSC.1987.1052715).
-
15)
-
22. Jendernalik, W., Szczepanski, S., Koziel, S.: ‘Highly linear CMOS triode transconductor for VHF applications’, IET Circuits Devices Syst., 2012, 6, (1), pp. 9–18 (doi: 10.1049/iet-cds.2011.0138).
-
16)
-
26. Yuan, J., Fung, Sh., Chan, K., Xu, R.: ‘A 12-bit 20 MS/s 56.3 mW pipelined ADC with interpolation-based nonlinear calibration’, IEEE Trans. Circuits Syst. I, 2012, 59, (3), pp. 555–565 (doi: 10.1109/TCSI.2011.2167272).
-
17)
-
9. Gama, R., Galhardo, A., Goes, J., Paulino, N., Neves, R., Horta, N.: ‘Design of a low-power, open loop, multiply-by-two amplifier with gain-accuracy improved by local-feedback’. 16th Int. Conf. Mixed Design of Integrated Circuits and Systems (MIXDES), 2009, pp. 248–251.
-
18)
-
5. Poulton, K., Neff, R., Setterberg, B., et al: ‘A 20 GS/s 8b ADC with a 1 MB memory in 0.18 um CMOS’, IEEE ISSCC Tech. Dig., 2003, pp. 318–496.
-
19)
-
1. Mercha, A., Jeamsaksiri, W., Ramos, J., et al: ‘Impact of scaling on analog/RF CMOS performance’. Proc. Seventh Int. Conf. Solid-State Integrated Circuits Technology, 2004, 1, pp. 147–152.
-
20)
-
23. Kulej, T.: ‘0.5-V bulk-driven CMOS operational amplifier’, IET Circuits Devices Syst., 2013, 7, (6), pp. 352–360 (doi: 10.1049/iet-cds.2012.0372).
-
21)
-
3. Shen, D.-L., Lee, T.-C.: ‘A 6-bit 800-MS/s pipelined A/D converter with open-loop amplifiers’, IEEE J. Solid-State Circuits, 2007, 42, (2), pp. 258–268 (doi: 10.1109/JSSC.2006.889380).
-
22)
-
12. Huang, S.-C., Ismail, M.: ‘Linear tunable COMFET transconductor’, IET Electron. Lett., 1993, 29, (5), pp. 459–461 (doi: 10.1049/el:19930307).
-
23)
-
4. Poulton, K., Neff, R., Muto, A., Liu, W., Burstein, A., Heshami, M.: ‘A 4 Gsample/s 8b ADC in 0.35 um CMOS’, IEEE ISSCC Tech. Dig., 2002, 1, pp. 166–457.
-
24)
-
17. Kachare, M., López-Martín, A.J., Ramirez-Angulo, J., Carvajal, R.G.: ‘A compact tunable CMOS transconductor with high linearity’, IEEE Trans. Circuits Syst. II: Exp. Briefs, 2005, 52, (2), pp. 82–84 (doi: 10.1109/TCSII.2004.842065).
-
25)
-
11. Nedungadi, A., Viswanathan, T.: ‘Design of linear CMOS transconductance elements’, IEEE Tran. Circuits Syst. I, 1984, 31, (10), pp. 891–894 (doi: 10.1109/TCS.1984.1085428).
-
26)
-
2. Bucher, M., Diles, G., Makris, N.: ‘Analog performance of advanced CMOS in weak, moderate, and strong inversion’. Proc. 17th Int. Conf. Mixed Design of Integrated Circuits and System. (MIXDES), 2010, pp. 54–57.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2014.0214
Related content
content/journals/10.1049/iet-cds.2014.0214
pub_keyword,iet_inspecKeyword,pub_concept
6
6