access icon free High speed, open loop residue amplifier with linearity improvement

In this paper a new solution for a highly linear, high speed open loop (OL) residue amplifier for applications in high-speed pipelined analogue-digital converters is proposed. The proposed amplifier has a voltage gain of 4 (V/V) with <0.2% non-linearity error and 1.2 Vp-p output swing. The amplifier is compensated for process variations by using a novel gain control mechanism, thus maintains the linearity in all process conditions and also in the presence of a mismatch. The proposed amplifier is designed in 0.35 μm complementary metal-oxide semiconductor process, and the settling time is approximately 2 ns when driving two 1 pF single ended capacitive loads. It consumes 38 mW power from a 2.8 V supply and occupies 0.073 mm2 of die area. Simulations are performed in HSPICE using level 49 models.

Inspec keywords: CMOS analogue integrated circuits; SPICE; amplifiers

Other keywords: voltage 2.8 V; complementary metal-oxide semiconductor process; linearity improvement; gain control mechanism; power 38 mW; high speed amplifier; HSPICE; size 0.35 mum; settling time; high-speed pipelined analogue-digital converters; single ended capacitive loads; open loop residue amplifier; voltage gain; process variations

Subjects: Amplifiers; Semiconductor integrated circuit design, layout, modelling and testing; CMOS integrated circuits

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
    7. 7)
      • 16. Razavi, B.: ‘RF microelectronics’ (Prentice Hall, New Jersey, 2nd edn.), Ch. 5.
    8. 8)
      • 15. Razavi, B.: ‘Design of analog CMOS integrated circuits’ (Mcgraw-Hill Publisher, New York, 2001).
    9. 9)
    10. 10)
    11. 11)
    12. 12)
    13. 13)
      • 8. Zhang, H., Chen, G., Cheng, J., Jia, H.: ‘A low-power, high-speed open-loop residue amplifier for pipelined ADCs with digital calibration’. Seventh Int. Conf. ASIC, 2007, pp. 469472.
    14. 14)
    15. 15)
    16. 16)
    17. 17)
      • 9. Gama, R., Galhardo, A., Goes, J., Paulino, N., Neves, R., Horta, N.: ‘Design of a low-power, open loop, multiply-by-two amplifier with gain-accuracy improved by local-feedback’. 16th Int. Conf. Mixed Design of Integrated Circuits and Systems (MIXDES), 2009, pp. 248251.
    18. 18)
      • 5. Poulton, K., Neff, R., Setterberg, B., et al: ‘A 20 GS/s 8b ADC with a 1 MB memory in 0.18 um CMOS’, IEEE ISSCC Tech. Dig., 2003, pp. 318496.
    19. 19)
      • 1. Mercha, A., Jeamsaksiri, W., Ramos, J., et al: ‘Impact of scaling on analog/RF CMOS performance’. Proc. Seventh Int. Conf. Solid-State Integrated Circuits Technology, 2004, 1, pp. 147152.
    20. 20)
    21. 21)
    22. 22)
    23. 23)
      • 4. Poulton, K., Neff, R., Muto, A., Liu, W., Burstein, A., Heshami, M.: ‘A 4 Gsample/s 8b ADC in 0.35 um CMOS’, IEEE ISSCC Tech. Dig., 2002, 1, pp. 166457.
    24. 24)
    25. 25)
    26. 26)
      • 2. Bucher, M., Diles, G., Makris, N.: ‘Analog performance of advanced CMOS in weak, moderate, and strong inversion’. Proc. 17th Int. Conf. Mixed Design of Integrated Circuits and System. (MIXDES), 2010, pp. 5457.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2014.0214
Loading

Related content

content/journals/10.1049/iet-cds.2014.0214
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading