© The Institution of Engineering and Technology
A novel topology for a high gain two-stage amplifier is proposed. The proposed circuit is designed in a way that the non-dominant pole is at output of the first stage. A positive capacitive feedback around the second stage introduces a left half-plane zero, which cancels the phase shift introduced by the non-dominant pole, considerably. The dominant pole is at the output node, which means that increasing the load capacitance has minimal effect on stability. Moreover, a simple and effective method is proposed to enhance slew rate. Simulation shows that slew rate is improved by a factor of 2.44 using the proposed method. The proposed amplifier is designed in a 0.18 µm complementary metal-oxide-semiconductor process. It consumes 0.86 mW power from a 1.8 V power supply and occupies 3038.5 µm2 of chip area. The DC gain is 82.7 dB and gain bandwidth (GBW) is 88.9 MHz when driving a 5 pF capacitive load. Also low frequency common-mode rejection ratio and positive power supply rejection ratio are 127 and 83.2 dB, respectively. They are 24.8 and 24.2 dB at GBW frequency, which are relatively high and are other important properties of the proposed amplifier. Moreover, simulations show convenient performance of the circuit in process corners and also the presence of a mismatch.
References
-
-
1)
-
17. Steyaert, M.S.J., Sansen, W.: ‘Power supply rejection ratio in operational transconductance amplifiers’, IEEE Trans. Circuits Syst. I, 1990, 37, (9), pp. 1077–1084 (doi: 10.1109/31.57596).
-
2)
-
G.A. Rincon-Mora
.
Active capacitor multiplier in Miller-compensated circuits.
IEEE J. Solid-State Circuits
,
26 -
32
-
3)
-
1. Li, Y.L., Han, K.F., Tan, X., Yan, N., Min, H.: ‘Transconductance enhancement method for operational transconductance amplifiers’, Electron. Lett, 2010, 46, (19), pp. 1321–1323 (doi: 10.1049/el.2010.1575).
-
4)
-
S. Chatterjee ,
Y. Tsividis ,
P. Kinget
.
0.5 V analog circuit techniques and their application in OTA and filter design.
IEEE J. Solid-State Circuits
,
2373 -
2387
-
5)
-
8. Zhao, X., Fang, H., Xu, J.: ‘A transconductance enhanced recycling structure for folded cascode amplifier’, Analog Integr. Circuits Signal Process., 2012, 72, (1), pp. 259–263 (doi: 10.1007/s10470-012-9843-6).
-
6)
-
3. Figueiredo, M., Santos-Tavares, R., Santin, E., Ferreira, J., Evans, G., Goes, J.: ‘A two-stage fully differential inverter-based self-biased CMOS amplifier with high efficiency’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2011, 58, (7), pp. 1591–1603 (doi: 10.1109/TCSI.2011.2150910).
-
7)
-
2. Dadashi, A., Sadrafshari Sh., Hadidi, , Kh., Khoei, A.: ‘An enhanced folded cascode Op-Amp using positive feedback and bulk amplification in 0.35 µm CMOS process’, Analog Integr. Circuits Signal Process., 2011, 67, (2), pp. 213–222 (doi: 10.1007/s10470-010-9561-x).
-
8)
-
1. Dadashi, A., Sadrafshari, Sh., Hadidi, Kh., Khoei, A.: ‘Fast-settling CMOS Op-Amp with improved DC-gain’, Analog Integr. Circuits Signal Process., 2012, 70, (3), pp. 283–292 (doi: 10.1007/s10470-011-9668-8).
-
9)
-
18. Kulej, T.: ‘0.5-V bulk-driven CMOS operational amplifier’, IET Circuits Devices Syst., 2013, 7, (6), pp. 352–360 (doi: 10.1049/iet-cds.2012.0372).
-
10)
-
15. Yan, Z., Mak, P-I., Martins, R.P.: ‘Two stage operational amplifiers: power and area efficient frequency compensation for driving a wide range of capacitive load’, IEEE Circuits Syst. Mag., 2011, 11, (1), pp. 26–42 (doi: 10.1109/MCAS.2010.939783).
-
11)
-
29. Yao, L., Steyaert, M.S.J., Sansen, W.: ‘A 1-V 140-μW 88-dB audio sigma-delta modulator in 90-nm CMOS’, IEEE J. Solid-State Circuits, 2004, 39, (11), pp. 1809–1818 (doi: 10.1109/JSSC.2004.835825).
-
12)
-
Y. Geerts ,
A. Marques ,
M. Steyaert ,
W. Sansen
.
A 3.3 V 15-bit delta-sigma ADC with a signal bandwith of 1.1 MHz for ADSL-applications.
IEEE J. Solid-State Circuits
,
927 -
936
-
13)
-
K.-S. Lee ,
S. Kwon ,
F. Maloberti
.
A power-efficient two-channel time-international ΣΔ modulator for broadband applications.
IEEE J. Solid-State Circuits
,
6 ,
1206 -
1215
-
14)
-
31. Loikkanen, M., Keranen, P., Kostamovaara, J.: ‘Single supply high PSRR class AB amplifier’, IET Electron. Lett., 2008, 44, (2), pp. 70–71 (doi: 10.1049/el:20082922).
-
15)
-
34. Witte, J.F., Makinwa, K.A.A., Huijsing, J.H.: ‘A CMOS chopper offset-stabilized opamp’, IEEE J. Solid-State Circuits, 2007, 42, (7), pp. 1529–1535 (doi: 10.1109/JSSC.2007.899080).
-
16)
-
3. Asloni, M., Hadidi, Kh., Khoei, A.: ‘Design of a new folded cascode Op-Amp using positive feedback and bulk amplification’, IEICE Trans. Electron., 2007, E90-C, (6), pp. 1253–1257 (doi: 10.1093/ietele/e90-c.6.1253).
-
17)
-
P.J. Hurst
.
Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers.
IEEE Trans. Circuits Syst. I
,
3 ,
275 -
285
-
18)
-
33. Nicollini, G., Moretti, F., Conti, M.: ‘High-frequency fully differential filter using operational amplifiers without common-mode feedback’, IEEE J. Solid-State Circuits, 1989, 24, (3), pp. 803–813 (doi: 10.1109/4.32043).
-
19)
-
P.R. Kinget
.
Device mismatch and tradeoffs in the design of analog circuits.
IEEE J. Solid-State Circuits
,
6 ,
1212 -
1224
-
20)
-
4. Mottaghi-Kashtiban, M., Hadidi, Kh., Khoei, A.: ‘Modified CMOS Op-Amp with improved gain and bandwidth’, IEICE Trans. Electron., 2006, E89-C, (6), pp. 775–780 (doi: 10.1093/ietele/e89-c.6.775).
-
21)
-
11. Baker, R.J.: ‘CMOS circuit design, layout and simulation’ (Wiley, 2008, 2nd edn.).
-
22)
-
1. Assaad, R.S., Silva-Martinez, J.: ‘The recycling folded cascode: a general enhancement of the folded cascode amplifier’, IEEE J. Solid-State Circuits, 2009, 44, pp. 2535–2542 (doi: 10.1109/JSSC.2009.2024819).
-
23)
-
20. Vadipour, M.: ‘Capacitive feedback technique for wide-band amplifiers’, IEEE J. Solid-State Circuits, 1993, 28, (1), pp. 90–92 (doi: 10.1109/4.179208).
-
24)
-
4. Taherzadeh-Sani, M., et al: ‘A 1-V process-insensitive current-scalable two-stage opamp with enhanced DC gain and settling behavior in 65-nm digital CMOS’, IEEE J. Solid-State Circuits, 2011, 46, (3), pp. 660–668 (doi: 10.1109/JSSC.2010.2100270).
-
25)
-
16. Blakiewicz, G.: ‘Frequency compensation for two-stage operational amplifiers with improved power supply rejection ratio characteristic’, IET Circuits Devices Syst., 2010, 4, (5), pp. 458–467 (doi: 10.1049/iet-cds.2010.0059).
-
26)
-
10. Gray, P.R., Hurst, P.J., Lewis, S.H., Meyer, R.G.: ‘Analysis and design of analog integrated circuits’ (Wiley, New York, USA, 2001, 4th edn.).
-
27)
-
12. Aloisi, W., Palumbo, G., Pennisi, S.: ‘Design methodology of Miller frequency compensation with current buffer/amplifier’, IET Circuits Devices Syst., 2008, 2, (2), pp. 227–233 (doi: 10.1049/iet-cds:20060188).
-
28)
-
9. Razavi, B.: ‘Design of analog CMOS integrated circuits’ (McGraw-Hill, New York, USA, 2001).
-
29)
-
28. Perez, A.P., Maloberti, F.: ‘Performance enhanced op-amp for 65 nm CMOS technologies and below’. IEEE Int. Symp. on Circuits and Systems (ISCAS), Seoul, South Korea, 2012, pp. 201–204.
-
30)
-
25. Leung, K.N., Mok, P.K.T.: ‘Analysis of multistage amplifier–frequency compensation’, IEEE Trans. Circuits Syst. I, 2001, 48, (9), pp. 1041–1056 (doi: 10.1109/81.948432).
-
31)
-
24. Yeh, T.-H., Lin, J.C.H., Wong, S.-C., Huang, H., Sun, J.Y.C.: ‘Mis-match characterization of 1.8 V and 3.3 V devices in 0.18 μm mixed signal CMOS technology’. , 2001, 14, pp. 77–82.
-
32)
-
7. Yavari, M., et al: ‘Single-stage class AB operational amplifier for SC circuits’, Electron. Lett., 2010, 46, (14), pp. 977–979 (doi: 10.1049/el.2010.0591).
-
33)
-
23. Pelgrom, M.J.M., Tuinhout, H.P., Vertregt, M.: ‘Transistor matching in analog CMOS applications’, in , 1998, pp. 915–918.
-
34)
-
32. Sobhy, E.A., Hoyos, S., Sanchez-Sinencio, E.: ‘High-PSRR low-power single supply OTA’, IET Electron. Lett., 2010, 46, (5), pp. 337–338 (doi: 10.1049/el.2010.3455).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2014.0139
Related content
content/journals/10.1049/iet-cds.2014.0139
pub_keyword,iet_inspecKeyword,pub_concept
6
6