Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Low power sub-threshold asynchronous quasi-delay-insensitive 32-bit arithmetic and logic unit based on autonomous signal-validity half-buffer

© The Institution of Engineering and Technology
Received 23/04/2014, Accepted 16/11/2014, Revised 29/10/2014, Published 12/06/2015

The authors propose an asynchronous-logic (async) quasi-delay-insensitive (QDI) autonomous signal-validity half-buffer (ASVHB) realisation approach for low power sub-threshold operation (V DD = 0.2 V). There are three key attributes in the proposed ASVHB realisation approach. First, the ASVHB realisation approach embodies integrated autonomous validity signals, which are unique and are used exclusively to simplify the circuit implementation for QDI protocol. Second, the ASVHB realisation approach applies the fine-grained gate-level method, which propagates data through a single-cell datapath pipeline to maximise the throughput rate. Third, the ASVHB realisation approach adopts the static-logic implementation, which maintain stable output states (by connecting them directly to the power rails), to feature high robustness for sub-threshold operation. They compare their ASVHB realisation approach against the competitive reported weak-conditioned half-buffer (WCHB) and pre-charged half-buffer (PCHB) realisation approaches. The WCHB and PCHB library cells, on average, require ∼2.1 × and ∼1.9 × more transistors than the ASVHB library cells. With respect to a 3-stage pipeline realisation, the WCHB and PCHB pipelines, on average, require 1.8 × and 1.5× more transitions per-cycle than the ASVHB pipeline. They design an async 32-bit arithmetic and logic unit (ALU) based on the proposed ASVHB realisation approach (at 65 nm CMOS process). Their ASVHB ALU occupies 0.092 mm2, and in many merits, outperforms the WCHB and PCHB counterparts. The WCHB and PCHB counterparts require ∼1.7 × and ∼1.4× more transistors, respectively, than their design. At the sub-threshold voltage of V DD = 0.2 V, the WCHB and PCHB counterparts dissipate ∼1.7× and ∼2.6× more energy, respectively, and are, respectively, ∼0.95× and ∼0.73× slower throughput.

Inspec keywords: CMOS logic circuits; asynchronous circuits; low-power electronics; buffer circuits; digital arithmetic

Other keywords: quasidelay-insensitive autonomous signal-validity half-buffer realisation; pre-charged half-buffer; single-cell datapath; sub-threshold asynchronous quasidelay-insensitive arithmetic unit; QDI protocol; fine-grained gate-level method; voltage 0.2 V; weak-conditioned half-buffer; logic unit; low power sub-threshold operation; autonomous signal-validity half-buffer; static-logic implementation; circuit implementation; 3-stage pipeline realisation; CMOS; word length 32 bit

Subjects: Logic circuits; CMOS integrated circuits; Logic and switching circuits

References

    1. 1)
    2. 2)
      • 12. Wang, A., Calhoun, B.H., Chandakasan, A.P.: ‘Sub-threshold designs for ultra-low-power systems’ (Springer, 2006).
    3. 3)
      • 14. Sparsø, J., Furber, S.: ‘Principle of asynchronous circuit design: a system perspective’ (Kluwer Academic, Norwell, MA, 2001).
    4. 4)
    5. 5)
      • 21. Sparso, J., Staunstrup, J., Dantzer-Sorensen, M.: ‘Design of delay insensitive circuits using multi-ring structures’. Proc. European Design Automation Conf., 1992, pp. 15–20.
    6. 6)
    7. 7)
      • 24. Thonnart, Y., Beigne, E., Vivet, P.: ‘A pseudo-synchronous implementation flow for WCHB QDI asynchronous circuits’. Int. Symp. on Async. Circuit and Systems (ASYNC), May 2012, pp. 73–80.
    8. 8)
    9. 9)
    10. 10)
    11. 11)
    12. 12)
    13. 13)
    14. 14)
      • 8. Chen, G., Hanson, S., Blaauw, D., Sylvester, D.: ‘Circuit design advances for wireless sensing applications’. IEEE Proc., 2010, vol. 98, no. 11, pp. 1808–1827.
    15. 15)
    16. 16)
    17. 17)
    18. 18)
    19. 19)
      • 22. Jorgenson, R.D., Sorensen, L., Leet, D., et al: ‘Ultralow-power operation in subthreshold regimes applying clockless logic’. Proc. IEEE, February 2010, vol. 98, no. 2, pp. 299–314.
    20. 20)
    21. 21)
    22. 22)
      • 23. Lines, A.M.: ‘Pipelined asynchronous circuits’. Master Thesis, Dept. of Computer Science, California Institute of Technology (Caltech), 1995.
    23. 23)
    24. 24)
    25. 25)
    26. 26)
      • 25. Ho, W.-G., Chong, K.-S., Gwee, B.-H., Chang, J.S.: ‘Low power sub-threshold asynchronous QDI static-logic transistor-level implementation (SLTI) 32-bit ALU’. IEEE Int. Symp. on Cirt. and Syst. (ISCAS), Beijing, China, June 2013, pp. 353–356.
    27. 27)
    28. 28)
      • 18. Martin, A.J., Nystrom, M.: ‘Asynchronous techniques for system on-chip designs’. IEEE Proc., June 2006, vol. 94, no. 6, pp. 1089–1120.
    29. 29)
    30. 30)
      • 17. Martin, A.J.: ‘The limitations to delay insensitivity in asynchronous circuits’. Proc. Sixth MIT Conf. on Advanced Research in VLSI, 1990, pp. 263–278.
    31. 31)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2014.0103
Loading

Related content

content/journals/10.1049/iet-cds.2014.0103
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address