In this study, a look up table (LUT) is developed to extract the intrinsic RF parameters of underlap DG MOSFET (UDG-MOSFET) including the non-quasi-static (NQS) effect. The LUT-based approach proposed; can accurately extract complex RF parameters of UDG-MOSFET under different bias conditions, necessary for RF circuit simulations by an interpolation algorithm. The RF parameters including intrinsic gate to drain capacitance (C _gd), gate to source capacitance (C _gs), gate to drain resistance (R _gd), gate to source resistance (R _gs), gate to source transconductance (g_m ), drain to source transconductance (g _ds), transport delay (τ_m ), capacitance because of DIBL (C _sdx) and inductance because of transport delay (L _sd), cut-off frequency (f _T) and maximum frequency of oscillation (f _max) are extracted using LUT approach. Parameters extracted using LUT are compared with simulated data, considering the NQS effect, and are found in good agreement. For RF circuit applications a low-noise amplifier is designed, with the UDG-MOSFET, operating at a tuned frequency of 10 GHz.

References

1. 1)
  - 18. Choi, Y.K., Chang, L., Ranade, P., et al: ‘FinFET process refinements for improved mobility and gate work function engineering’. IEDM Tech. Dig., 2002, pp. 259–262.
2. 2)
  - T. Shima , T. Sugawara , S. Moriyama , H. Yamada . Three-dimensional table look-up MOSFET model for precise circuit simulation. IEEE J. Solid-State Circuits , 3 , 449 - 454
3. 3)
  - 15. Sentaurus TCAD Manuals, Synopsys Inc. Mountain View, CA 94043, USA. Release C-2009.06.
4. 4)
  - 9. Graham, M.G., Paulos, J.J., Nychka, D.W.: ‘Template-based MOSFET device model’, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 1995, 14, (8), pp. 924–933 (doi: 10.1109/43.402493).
5. 5)
  - 23. Kundu, A., Syamal, B., Koley, K., Mohankumar, N., Sarkar, C.K.: ‘AC small signal parameter Extraction of Bulk FinFET: a non quasi static approach’. Proc. IEEE Int. Conf. of Electron Devices and Solid-State Circuits (EDSSC), December 2010.
6. 6)
  - 14. Koley, K., Dutta, A., Syamal, B., Saha, S.K., Sarkar, C.K.: ‘Subthreshold analog/RF performance enhancement of underlap DG FETs with high-K spacer for low power applications’, IEEE Trans. Electron Devices, 2013, 60, (1), pp. 63–69 (doi: 10.1109/TED.2012.2226724).
7. 7)
  - 11. Thakker, R.A., Sathe, C., Sachid, A.B., Baghini, M.S., Rao, V.R., Patil, M.B.: ‘A novel table-based approach for design of FinFET circuits’, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., 2007, 28, (7), pp. 1061–1070 (doi: 10.1109/TCAD.2009.2017431).
8. 8)
  - 13. Krantiand, A., Armstrong, G.A.: ‘Design and optimization of FinFETs for ultra–low–voltage analog applications’, IEEE Trans. Electron Devices, 2007, 54, (12), pp. 3308–3316 (doi: 10.1109/TED.2007.908596).
9. 9)
  - 26. Bhatia, K., Kim, K., Chuang, C.T., Rosenbaum, E., Plouchart, J.O., Floyd, B.A.: ‘Double-gate FET technology for RF applications: device characteristics and low noise amplifier design’. IEEE Int. SOI Conf. Proc., 2006, pp. 75–76.
10. 10)
  - 21. Koley, K., Syamal, B., Kundu, A., Mohankumar, N., Sarkar, C.K.: ‘Subthreshold analog/RF performance of underlap DG FETs with asymmetric source/drain extensions’, Microelectron. Reliab., 2012, 52, (11), pp. 2572–2578 (doi: 10.1016/j.microrel.2012.06.110).
11. 11)
  - A.-S. Porret , J.-M. Sallese , C.C. Enz . A compact non-quasi-static extension of a charge-based MOS model. IEEE Trans. Electron Devices , 8 , 1647 - 1654
12. 12)
  - 7. Subramaniam, P.: ‘Table model for timing simulator’. Proc. IEEE Custom Integrated Circuits Conf., Rochester, NY, May 1984, pp. 310–314.
13. 13)
  - 20. Kang, I.M., Shin, H.: ‘Non-quasi-static small-signal modeling and analytical parameter extraction of SOI FinFETs’, IEEE Trans. Nanotechnol., 2006, 5, (3), pp. 205–210 (doi: 10.1109/TNANO.2006.869946).
14. 14)
  - B.R. Chawla , H.K. Gummel , P. Kozak . MOTIS-An MOS timing simulator. IEEE Trans. Circuits Syst. , 901 - 910
15. 15)
  - 25. Lee, T.H.: ‘The design of CMOS radio-frequency integrated circuits’ (Cambridge University Press, 2002).
16. 16)
  - 19. Ohuchi, K., Adachi, K., Hokazono, A., Toyoshima, Y.: ‘Source/drain engineering for sub-100-nm technology node’. IEEE Int. Conf. Ion Implantation Technology, September 2002, pp. 7–12.
17. 17)
  - 24. Moldovan, O., Jimenez, D., Guitart, J.R., Chaves, F.A., Iniguez, B.: ‘Explicit analytical charge and capacitance models of undoped double gate MOSFETs’, IEEE Trans. Electron Devices,2007, 54, (7), pp. 1718–1724 (doi: 10.1109/TED.2007.899402).
18. 18)
  - 16. Venezia, V.C., Scholten, A.J., Detcheverry, C., et al: ‘The RF potential of high-performance 100 nm CMOS technology’. Proc. 32nd European Solid-State Device Research Conf., 24–26 September 2002, pp. 491–494.
19. 19)
  - 17. Esseni, D., Mastrapasqua, M., Celler, G.K., et al: ‘Low field mobility of ultra-thin SOI N- and P-MOSFETs: measurements and implications on the performance of ultra-short MOSFETs’. IEDM Technical Digest, 2000, pp. 671–674.
20. 20)
  - 12. ‘International Technology Roadmaps for Semiconductor (ITRS)’, 2008 edition.
21. 21)
  - 10. Bournekov, V., McCarthy, K.G., Mathewson, A.: ‘MOS table model for circuit simulation’, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 2005, 24, (3), pp. 352–394 (doi: 10.1109/TCAD.2004.842818).
22. 22)
  - 2. ‘BSIM 3v3 user manual’ (University of California, Berkeley, CA, 1995).
23. 23)
  - 22. Ytterdal, T., Cheng, Y., Fjeldly, T.A.: ‘Device modeling for analog and RF CMOS circuit design’ (John Wiley & Sons Ltd, 2003).
24. 24)
  - 8. Brocco, L.M., McCormick, S.P., Allen, J.: ‘Macromodeling CMOS circuits for timing simulation’, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 1988, 7, (12), pp. 1237–1249 (doi: 10.1109/43.16802).
25. 25)
  - 3. Tsividis, Y., McAndrew, C.: ‘Operation and modeling of the MOS transistor’ (Oxford University Press, New York, 1999), vol. 2.
26. 26)
  - 1. Ajjikuttira, A., Leung, C., Khoo, E.-S., et al: ‘A fully-integrated CMOS RFIC for bluetooth applications’. Proc. IEEE Int. Solid-state Circuits Conf., February 2001, pp. 198–200.

RF parameter extraction of underlap DG MOSFETs: a look up table based approach

References

Related content