© The Institution of Engineering and Technology
A 600 V high-voltage gate drive IC (HVIC) using a novel robust isolation structure and a new delay circuit with low-temperature coefficient is proposed in this study. The novel isolation structure features with n−-well islands alternatively arranged in the p-well region and its breakdown voltage is improved by about 7% (from 690 to 740 V) compared with the conventional isolation because of that the electrical field crowed in the p-well corner is ameliorated. The presented delay circuit used in the gate drive IC is composed of a temperature-insensitive ramp generator and a comparator. The typical turn-on/-off propagation delay time of the HVIC is 95 ns/85 ns and its maximum temperature coefficient is only 0.065 ns/°C.
References
-
-
1)
-
19. Zhao, F., Feng, Q., Gong, K.: ‘An undervoltage lockout of hysteretic threshold of zero temperature coefficients’. Proc. APMC, 2005.
-
2)
-
5. Sun, W., Zhu, J., Zhang, L., Qian, Q., Hou, B., Lu, S.: ‘Electrical characteristic investigation on a novel double-well isolation structure in 600-V-class high-voltage integrated circuits’, IEEE Trans. Electron Devices, 2012, 59, (12), pp. 3477–3481 (doi: 10.1109/TED.2012.2221717).
-
3)
-
3. Ruzza, S., Dallago, E., Morini, S., Venchi, G.: ‘Integrated low-voltage floating power supply in high-voltage technology for high dV/dt applications’, IEEE Trans. Power Electron., 2011, 26, (5), pp. 1305–1309 (doi: 10.1109/TPEL.2009.2016639).
-
4)
-
7. Terashima, T., Shimizu, K., Hine, S.: ‘A new level-shifting technique by divided RESURF structure’. Proc. ISPSD, 1997, pp. 57–60.
-
5)
-
9. Kim, L., Jeon, K., Kim, H., Kim, J.: ‘Realization of robust 600 V high side gate drive IC with a new isolated self-shielding structure’. Proc. ISPSD, 2005, pp. 143–146.
-
6)
-
1. Ishikawa, K., Suda, K., Sasaki, M., Miyazaki, H.: ‘A 600 V driver IC with new short protection in hybrid electric vehicle IGBT inverter system’. Proc. ISPSD, 2005, pp. 59–62.
-
7)
-
4. Sun, W., Zhu, J., Qian, Q., Hou, B., Su, W., Zhang, S.: ‘A novel double-well isolation structure for high voltage ICs’. Proc. ISPSD, 2012, pp. 193–196.
-
8)
-
2. Shimizu, K., Rittaku, S., Moritani, J.: ‘A 600 V HVIC process with a built-in EPROM which enables new concept Gate Driving’. Proc. ISPSD, 2004, pp. 379–382.
-
9)
-
12. Mita, R., Palumbo, G., Poli, M.: ‘Propagation delay of an RC-chain with a ramp input’, IEEE Trans. Circuits Syst. II, Express Briefs, 2007, 54, (1), pp. 66–70 (doi: 10.1109/TCSII.2006.885397).
-
10)
-
14. Jia, J., Leung, K.: ‘Integrated ramp generator with auto-set hysteretic comparator for PWM voltage regulators’, IET Electr. Lett., 2007, 43, (24), pp. 1384–1385 (doi: 10.1049/el:20072583).
-
11)
-
15. Jiang, C.: ‘Temperature compensated monolithic delay circuit’. .
-
12)
-
16. Tsutomu, I., Yasushi, T., Koyu, Y.: ‘Delay circuit which is free from temperature variation, power supply voltage variation and process variation’. .
-
13)
-
11. Jeon, C., Kim, S., Kim, M., Kim, J.: ‘Embodiment of compact and high performance HVIC process’. Proc. ASMC, 2005, pp. 130–133.
-
14)
-
18. Forghani-Zadeh, P., Rincon-Mora, A.: ‘Low-power CMOS ramp generator circuit for dc-dc converters’, J. Low-Power Electron., 2006, 2, pp. 1–5 (doi: 10.1166/jolpe.2006.084).
-
15)
-
6. Fujihira, T., Yano, Y., Obinata, S., Kumagai, N., Sakurai, K.: ‘Proposal of new interconnection technique for very high-voltage IC's’, Jpn. J. Appl. Phys., 1996, 35, (), pp. 5655–5663 (doi: 10.1143/JJAP.35.5655).
-
16)
-
8. Kim, S., Jeon, C., Kim, M., Kim, J.: ‘Realization of robust 600 V high side gate drive IC with a new isolated self-shielding structure’. Proc. ISPSD, 2005, pp. 143–146.
-
17)
-
C.F. Lee ,
P.K.T. Mok
.
A monolithic current-mode CMOS dc–dc converter with on-chip current-sensing technique.
IEEE J. Solid-State Circuits
,
1 ,
3 -
14
-
18)
-
10. Shimizu, K., Terashima, T.: ‘The Second generation divided RESURF structure for high voltage ICs’. Proc. ISPSD, 2008, pp. 311–314.
-
19)
-
13. Chen, J., Kornegay, K., Ryu, S.: ‘A silicon carbide CMOS intelligent gate driver circuit with stable operation over a wide temperature range’, IEEE J. Solid-State Circuits, 1999, 34, (2), pp. 192–204 (doi: 10.1109/4.743772).
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2014.0058
Related content
content/journals/10.1049/iet-cds.2014.0058
pub_keyword,iet_inspecKeyword,pub_concept
6
6