Design techniques for decision feedback equalisation of multi-giga-bit-per-second serial data links: a state-of-the-art review

Fei Yuan; Alaa R. AL-Taee; Andy Ye; Saman Sadr

Design techniques for decision feedback equalisation of multi-giga-bit-per-second serial data links: a state-of-the-art review

View Fulltext

Author(s): Fei Yuan ^{1, 2} ; Alaa R. AL-Taee ^{1, 2} ; Andy Ye ^{1, 2} ; Saman Sadr ³
- Affiliations: 1: Department of Electrical and Computer Engineering, Ryerson University, Toronto M5B 2K3, ON, Canada, M5B 2K3;
  2: Department of Electrical and Computer Engineering, Ryerson University, Toronto M5B 2K3, ON, CanadaM5B 2K3;
  3: Semtech Corp., Toronto, ON, Canada
Source: Volume 8, Issue 2, March 2014, p. 118 – 130
DOI: 10.1049/iet-cds.2013.0159 , Print ISSN 1751-858X, Online ISSN 1751-8598

Received 21/01/2013, Accepted 01/11/2013, Revised 31/10/2013, Published 29/01/2014

This study provides a comprehensive review of decision feedback equalisation (DFE) for multi-giga-bit-per-second (Gbps) data links. The state-of-the-art of DFE for multi-Gbps serial links reported in the past decade are compiled and presented. The imperfection of wire channels, in particular, finite bandwidth, reflection and cross-talk and their impact on data transmission are investigated. The fundamentals of both near-end and far-end channel equalisation to combat the effect of the imperfection of wire channels at high frequencies are explored. A detailed examination of the principle, configuration, operation and limitation of DFE is followed. Design challenges encountered in design of DFE for multi-Gbps data links including timing constraints, sampling, error propagation, arithmetic operation, highly dispersive channels, power consumption and techniques and circuit implementations that address these challenges are studied. The need for adaptive DFE and the principles of adaptive DFE are investigated. Finally, the performance of various adaptive DFEs is examined and their pros and cons are compared.

References

1. 1)
  - 57. Toifl, T., Ruegg, T.M.M., Inti, R., et al: ‘A 3.1 mW/Gbps 30 Gbps quarter-rate triple-speculation 15-tap SC-DFE RX data path in 32 nm CMOS’. Symp. VLSI Circuits Digest of Technical Papers, 2012, pp. 102–103.
2. 2)
  - B. Abiri , A. Sheikholeslami , H. Tamura , M. Kibune . An adaptation engine for a 2× blind ADC-based CDR in 65 nm CMOS. IEEE J. Solid-State Circuits , 12 , 3140 - 3149
3. 3)
  - 39. Savoj, J., Hsieh, K., Upadhyaya, P., et al: ‘A wide common-mode fully-adaptive multi-standard 12.5 Gb/s backplane transceiver in 28 nm CMOS’. Symp.VLSI Circuits Digest of Technical Papers, 2012, pp. 104–105.
4. 4)
  - 66. McLeod, S., Sheikholeslami, A., Yamamoto, T., Nedovic, N., Tamura, H., Walker, W.: ‘A digital offset-compensation scheme for an la and cdr in 65-nm cmos’. Symp. VLSI Circuits Digest of Technical Papers, June 2009, pp. 448–449.
5. 5)
  - 4. Zhong, F., Quan, S., Liu, W., et al: ‘A 1.0625–14.025 Gb/s multi-media transceiver with full-rate source-series-terminated transmit driver and floating-tap decision-feedback equalizer in 40 nm CMOS’, IEEE J. Solid-State Circuits, 2011, 46, (12), pp. 3126–3139 (doi: 10.1109/JSSC.2011.2168871).
6. 6)
  - 19. Bulzacchelli, J., Dickson, T., Deniz, Z., et al: ‘A 78 mW 11.1 Gb/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65 nm CMOS’. IEEE Int'l Solid-State Circuits Conf. Digest of Technical Papers, February 2009, pp. 368–369.
7. 7)
  - 73. Rontogiannis, A., Berberidis, K.: ‘Efficient decision feedback equalization for sparse wireless channels’, IEEE Trans. Wirel. Commun., 2003, 2, (3), pp. 570–581 (doi: 10.1109/TWC.2003.811189).
8. 8)
  - 41. Zhao, Z., Wang, J., Li, S., Chen, J.: ‘A 2.5-Gb/s 0.13 μm CMOS current mode logic transceiver with pre-emphasis and equalization’. Proc. Int. Conf. ASIC, October 2007, pp. 368–371.
9. 9)
  - 15. Hidaka, Y., Gai, W., Horie, T., Jiang, J., Koyanagi, Y., Osone, H.: ‘A 4-channel 1.25-10.3 Gb/s backplane transceiver macro with 35 dB equalizer and sign-based zero-forcing adaptive control’, IEEE J. Solid-State Circuits, 2009, 44, (12), pp. 3547–3559 (doi: 10.1109/JSSC.2009.2031021).
10. 10)
  - 79. Chen, L., Zhang, X., Spagna, F.: ‘A scalable 3.6-5.2 mW 5-to-10 Gb/s 4-tab DFE in 32 nm’. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers, February 2009, pp. 180–181.
11. 11)
  - 64. Razavi, B.: ‘Design of analog CMOS integrated circuits’ (McGraw-Hill, New York, 2001).
12. 12)
  - 31. Amirkhany, A., Kaviani, K., Abbasfar, A., et al: ‘A 4.1-pJ/b, 16-Gb/s coded differential bidirectional parallel electrical link’, IEEE J. Solid-State Circuits, 2012, 47, (12), pp. 3208–3219 (doi: 10.1109/JSSC.2012.2216413).
13. 13)
  - 37. Toifl, T., Menolfi, C., Ruegg, M., et al: ‘A 3.1 mW/Gb/s 30 Gbps quadrater-rate triple-speculation 15-tap SC-DFE RX data path in 32 nm CMOS’. Symp. Circuits Digest of Technical Papers, 2012, pp. 102–103.
14. 14)
  - 70. Fayed, A., Ismail, M.: ‘A low-voltage, low-power CMOS analog adaptive equalizer for UTP-5 cables’, IEEE Trans. Circuits Syt. I, 2008, 55, (2), pp. 480–495 (doi: 10.1109/TCSI.2008.916440).
15. 15)
  - 3. Zhong, F., Quan, S., Liu, W., et al: ‘A 1.0625-to-14.025 Gb/s multimedia transceiver with full-rate source-series-terminated transmit driver and floating-tap decision-feedback equalizer in 40 nm CMOS’. IEEE Int. Solid-State Circuit Conf. Digest of Technical Papers, 2011, pp. 348–349.
16. 16)
  - 17. Huang, Y., Liu, S.: ‘A 6 Gb/s receiver with 32.7 dB adaptive DFE-IIR equalization’. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers, February 2011, pp. 356–358.
17. 17)
  - 16. Seong, C., Rhim, J., Choi, W.: ‘A 10-Gb/s adaptive look-ahead decision feedback equilizer with an eye-opening monitor’, IEEE Trans. Circuits Syst. II, 2012, 59, (4), pp. 209–213 (doi: 10.1109/TCSII.2012.2186366).
18. 18)
  - S.H. Lee , M.S. Hwang , Y. Choi , S. Kim , Y. Moon , B.J. Lee , D.K. Jeong , W. Kim , Y.J. Park , G. Ahn . A 5-Gbit/s 0.25-µm CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit. IEEE J. Solid-State Circuits , 12 , 1822 - 1830
19. 19)
  - 65. Zhu, X., Chen, Y., Kibune, M., et al: ‘A dynamic offset control technique for comparator design in scaled CMOS technology’. Proc. IEEE Custom Integrated Circuits Conf., 2008, pp. TP–011–014.
20. 20)
  - 13. Leibowitz, B., Kizer, J., Lee, H., et al: ‘A 7.5 Gb/s 10-tap DFE receiver with first tap partial response, spectrally gated adaptation, and 2nd-order data-filtered CDR’. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers, February 2007, pp. 228–599.
21. 21)
  - 32. Kaviani, K., Wu, T., Wei, J., et al: ‘A tri-modal 20-Gbps/linkdifferential/DDR3/GDDR5 memory interface’, IEEE J. Solid-State Circuits, 2012, 47, (4), pp. 926–937 (doi: 10.1109/JSSC.2012.2185370).
22. 22)
  - 56. Dickson, T., Bulzacchelli, J., Friedman, D.: ‘A 12 Gb/s 11 mW half-rate sampled 5-tap decision feedback equalizer with currentintegrating summers in 45 nm SOI CMOS technology’. Symp. VLSI Circuits Digest of Technical Papers, 2008, pp. 58–59.
23. 23)
  - 40. Dickson, T., Bulzacchelli, J., Friedman, D.: ‘A 12 Gb/s 11 mW half-rate sampled 5-tap decision feedback equalizer with currentintegrating summers in 45-nm SOI CMOS technology’, IEEE J. Solid-State Circuits, 2009, 44, (4), pp. 1298–1230 (doi: 10.1109/JSSC.2009.2014733).
24. 24)
  - 6. Payne, R., Bhakta, B., Ramaswamy, S., et al: ‘A 6.25 Gb/s binary adaptive DFE with first post-cursor tap cancellation for serial backplane communications’. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers, 2005, pp. 68–69.
25. 25)
  - 53. Lee, D., Han, J., Han, G., Park, S.: ‘10 Gbit/s 0.0065 mm2 6 mW analogue adaptive equalizer utilizing negative capacitance’, IET Electron. Lett., 2009, 45, (17), pp. 863–865 (doi: 10.1049/el.2009.1525).
26. 26)
  - 80. Suttorp, T., Langmann, U.: ‘A 10-Gb/s CMOS serial-link receiver using eye-opening monitoring for adaptive equalization and for clock and data recovery’. Proc. IEEE Custom Integrated Circuits Conf., September 2007, pp. 277–280.
27. 27)
  - 1. Hu, A., Yuan, F.: ‘Inter-signal timing skew compensation of parallel links with voltage-mode incremental signaling’, IEEE Trans. Circuits and Systems I, 2009, 56, (4), pp. 773–783 (doi: 10.1109/TCSI.2008.2002655).
28. 28)
  - 63. Ibranhim, S., Razavi, B.: ‘Low-power CMOS equalizer design for 20-Gb/s systems’, IEEE J. Solid-State Circuits, 2011, 46, (6), pp. 1321–1336 (doi: 10.1109/JSSC.2011.2134450).
29. 29)
  - 71. Bulzacchelli, J., Rylyakov, A., Friedman, D.: ‘Power-efficient decision-feedback equalizers for multi-Gb/s CMOS serial links’. Proc. IEEE Radio Frequency Integrated Circuits Symp., June 2007, pp. 507–510.
30. 30)
  - 26. Ying, Y., Liu, S.: ‘A 20 Gb/s digitally adaptive equalizer/DFE with blind sampling’. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers, February 2011, pp. 444–446.
31. 31)
  - 7. Krishna, K., Yokoyama-Martin, D., Caffee, A., et al: ‘A multi-giga-bit backplane transceiver core in 0.13-m CMOS with a power-efficient equalization architecture’, IEEE J. Solid-State Circuits, 2005, 40, (12), pp. 2658–2666 (doi: 10.1109/JSSC.2005.856574).
32. 32)
  - 59. Ren, J., Lee, H., Lin, Q., et al: ‘Precursor ISI reduction in high-speed I/O’. Symp. VLSI Circuits Digest of Technical Papers, 2007, pp. 134–135.
33. 33)
  - 47. Lee, M., Dally, W., Chiang, P.: ‘Low-power area-efficient high-speed I/O circuit techniques’, IEEE J. Solid-State Circuits, 2000, 35, (11), pp. 1591–1599 (doi: 10.1109/4.881204).
34. 34)
  - 8. Beukema, T., Sorna, M., Selander, K., et al: ‘A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization’, IEEE J. Solid-State Circuits, 2005, 40, (12), pp. 2633–2645 (doi: 10.1109/JSSC.2005.856584).
35. 35)
  - 2. Aziz, P., Kimura, H., Malipatil, A., Kotagiri, S.: ‘A class of down-sampled floating tap dfe architectures with application to serial links’. Proc. IEEE Int. Symp. Circuits and Systems, 2012, pp. 325–328.
36. 36)
  - 43. Fiedler, A., Mactaggart, R., Welch, J., Krishnan, S.: ‘A 1.0625 Gbps transceiver with 2x-oversampling and transmit signal preemphasis’. IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers, February 1997, pp. 238–239.
37. 37)
  - 82. Analui, B., Rylyakov, A., Rylov, S., Meghelli, M., Hajimiri, A.: ‘A 10-Gb/s two-dimensional eye-opening monitor in 0.13-μm standard CMOS’, IEEE J. Solid-State Circuits, 2005, 40, (12), pp. 2689–2699 (doi: 10.1109/JSSC.2005.856576).
38. 38)
  - 33. Joy, A., Mair, H., Lee, H., et al: ‘Analog-DFE-based 16 Gb/s SerDes in 40 nm CMOS that operates across 34 dB loss channels at Nyquist with a baud rate CDR and 1.2 Vpp voltage-mode driver’. IEEE Int'l Solid-State Circuit Conf. Digest of Technical Papers, February 2011, pp. 350–351.
39. 39)
  - 14. Bulzacchelli, J., Meghelli, M., Rylov, S., et al: ‘A 10-Gb/s 5-tap DFE/4-tap FFE trnsceiver in 90 nm CMOS technology’, IEEE J. Solid-State Circuits, 2006, 41, (12), pp. 2885–2900 (doi: 10.1109/JSSC.2006.884342).
40. 40)
  - 68. Wang, T., Yuan, F.: ‘A new current-mode incremental signaling scheme with applications to Gb/s parallel links’, IEEE Trans. Circuits Syst. I., 2007, 54, (2), pp. 255–267 (doi: 10.1109/TCSI.2006.885977).
41. 41)
  - 25. Wang, H., Lee, J.: ‘A 21-Gb/s 87-mW transceiver with FFE/DFE/analog equalizer in 65-nm CMOS technology’, IEEE J. Solid-State Circuits, 2010, 45, (4), pp. 909–920 (doi: 10.1109/JSSC.2010.2040117).
42. 42)
  - S. Sidiropoulos , M. Horowitz . A 700-Mb/s/pin CMOS signaling interface using current integrating receivers. IEEE J. Solid-State Circuits , 681 - 690
43. 43)
  - 78. Hong, D., Cheng, K.: ‘An accurate jitter estimation technique for efficient high speed I/O testing’. Proc. Asian Test Symp., October 2007, pp. 224–229.
44. 44)
  - 55. Chen, W., Huang, G.: ‘A parallel multi-pattern PRBS generator and BER tester for 40 Gbps SerDes application’. Proc. IEEE Asia-Percific Conf. Advanced System Integrated Circuis, August 2004, pp. 318–321.
45. 45)
  - 81. Ellermeyer, T., Langman, U., Wedding, B., Pohlmann, W.: ‘A 10 Gb/s eye-opening monitor IC for decision-guided adaptation of the frequency response of an optical receiver’, IEEE J. Solid-State Circuits, 2000, 35, (12), pp. 1958–1963 (doi: 10.1109/4.890310).
46. 46)
  - 9. Stojanovic, V., Ho, A., Garlepp, B., et al: ‘Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery’, IEEE J. Solid-State Circuits, 2005, 40, (4), pp. 1012–1026 (doi: 10.1109/JSSC.2004.842863).
47. 47)
  - 45. Yuan, F.: ‘An area-power efficient 4-PAM full-clock 10 Gb/s CMOS pre-emphasis serial link transmitter’, Analog Integr. Circuits Signal Process., 2009, 59, (3), pp. 257–264 (doi: 10.1007/s10470-008-9263-9).
48. 48)
  - 54. Austin, M.: ‘Decision-feedback equalization for digital communication over dispersive channels’. IEEE Int. Research Laboratory of Electronics Technical Report 461, August 1967.
49. 49)
  - J.H. Winters , R.D. Gitlin . Electrical signal processing techniques in long-haul fiber-optic systems. IEEE Trans. Commun. , 9
50. 50)
  - 62. Milijevic, S., Kwasniewski, T.: ‘4 Gbit/s receiver with adaptive blind DFE’, IEE Electron. Lett., 2005, 41, (25), pp. 1373–1374 (doi: 10.1049/el:20053165).
51. 51)
  - 20. Kim, B., Liu, Y., Dickson, T., Bulzacchelli, J., Friedman, D.: ‘A 10-Gb/s compact low-power serial I/O with DFE-IIR equalization in 65-nm CMOS’, IEEE J. Solid-State Circuits, 2009, 44, (12), pp. 3526–3538 (doi: 10.1109/JSSC.2009.2031015).
52. 52)
  - 42. Kao, S., Liu, S.: ‘A 20-Gb/s transmitter with adaptive pre-emphasis in 65-nm CMOS technology’, IEEE Trans. Circuits Syst. II, 2010, 57, (5), pp. 319–323 (doi: 10.1109/TCSII.2010.2047316).
53. 53)
  - 51. Kammeyer, K.: ‘Time truncation of channel impulse responses by linear filtering: A method to reduce the complexity of Viterbi equalization’, Int. J. Electron. Commun. (AEU), 1994, 48, (5), pp. 237–243.
54. 54)
  - 30. Agrawal, A., Dickson, J.B.T., Liu, Y., Tierno, J., Friedman, D.: ‘A 19-Gb/s serial link receiver with both 4-tap FFE and 5-tap DFE function in 45-nm SOI CMOS’, IEEE J. Solid-State Circuits, 2012, 47, (12), pp. 134–136 (doi: 10.1109/JSSC.2012.2216412).
55. 55)
  - 72. Payandelhnia, P., Abbasfar, A., Sheikhaei, S., Forouzandeh, B., Nanbakhsh, K., Eghbali, A.: ‘A 4 mW 3-tap 10 Gb/s decision feedback equalizer’. Proc. IEEE Mid-West Symp. Circuits and Systems, 2011, pp. 1–4.
56. 56)
  - 36. Toifl, T., Menolfi, C., Ruegg, M., et al: ‘A 2.6 mw/Gb/s 12.5 Gbps RX with 8-tap switched-capacitor DFE in 32 nm CMOS’, IEEE J. Solid-State Circuits, 2012, 47, (4), pp. 897–910 (doi: 10.1109/JSSC.2012.2185342).
57. 57)
  - 35. Spagna, F., Chen, L., Deshpande, M., et al: ‘A 78 mw11.8 Gb/s serial link transceiver with adaptive RX equalization and baud-rate CDR in 32 nm CMOS’. IEEE Int'l Solid-State Circuits Conf. Digest of Technical Papers, February 2010, pp. 366–367.
58. 58)
  - 21. Pozzoni, M., Erba, S., Viola, P., et al: ‘A multi-standard 1.5 to 10 Gb/s latch-based 3-tap DFE receiver with a SSC tolerant CDR for serial backplane communication’, IEEE J. Solid-State Circuits, 2009, 44, (4), pp. 1306–1315 (doi: 10.1109/JSSC.2009.2014203).
59. 59)
  - 84. Bhatta, D., Kim, K., Gebara, E., Laskar, J.: ‘A 10 Gb/s two dimensional scanning eye opening monitor in 0.18 μm CMOS process’. Proc. IEEE Int. Microwave Symp. Digest, June 2009, pp. 1141–1144.
60. 60)
  - 28. Nazari, M., Emami-Neyestanak, A.: ‘A 15-Gb/s 0.5-mW/Gbps two-tap DFE receiver with far-end crosstalk cancellation’, IEEE J. Solid-State Circuits, 2012, 47, (10), pp. 2420–2432 (doi: 10.1109/JSSC.2012.2203870).
61. 61)
  - 85. Gerfers, F., Besten, G., Petkov, P., Conder, J., Koellmann, A.: ‘A 0.2-2 Gb/s 6x OSR receiver using a digitally self-adaptive equalizer’, IEEE J. Solid-State Circuits, 2008, 43, (6), pp. 1436–1448 (doi: 10.1109/JSSC.2008.922716).
62. 62)
  - 48. Lee, M., Dally, W., Farjad-Rad, R., et al: ‘CMOS high-speed I/Os - present and future’. Proc. Int'l Conf. Computer Design, October 2003, pp. 454–461.
63. 63)
  - 27. Dickson, T., Liu, Y., Rylov, S., et al: ‘An 8x 10-Gb/s source-synchronous I/O system based on high-density silicon carrier interconnects’, IEEE J. Solid-State Circuits, 2012, 47, (4), pp. 884–896 (doi: 10.1109/JSSC.2012.2185184).
64. 64)
  - V. Balan . A 4.8–6.4-Gb/s serial link for backplane applications using decision feedback equalization. IEEE J. Solid-State Circuits , 1957 - 1967
65. 65)
  - 5. Shahramian, S., Yasotharan, H., Carusone, A.: ‘Decision feedback equalizer architectures with multiple continuous-time infinite impulse response filters’, IEEE Trans. Circuits Syst. II, 2012, 59, (6), pp. 226–230 (doi: 10.1109/TCSII.2012.2195055).
66. 66)
  - 77. Hyoungsoo, K., de Ginestous, J., Bien, F., et al: ‘An electronic dispersion compensator (EDC) with an analog eye-opening monitor (EOM) for 1.25 Gb/s gigabit passive optical network (GPON) upstream links’, IEEE Trans. Microw. Theory Tech., 2007, 55, (12), pp. 2942–2950 (doi: 10.1109/TMTT.2007.909887).
67. 67)
  - 34. Cui, D., Raghavan, B., Singh, U., et al: ‘A dual-channel 23-Gbps CMOS transmitter/receiver for 40-Gbps RZ-DQPSK and CS-RZ-DQPSK optical transmission’, IEEE J. Solid-State Circuits, 2012, 47, (12), pp. 3249–3260 (doi: 10.1109/JSSC.2012.2216451).
68. 68)
  - 74. Mietzner, J., Badri-Hoeher, S., Land, I., Hoeher, P.: ‘Equalization of sparse intersymbol-interference channels revisited’, EURASIP J. Wirel. Commun. Netw., 2006, 2006, (2), pp. 1–13 (doi: 10.1155/WCN/2006/29075).
69. 69)
  - 11. Wong, K., Rylyakov, A., Yang, C.: ‘A 5 mW 6 Gb/s quarter-rate sampling receiver with a 2-tap DFE using soft decisions’, IEEE J. Solid-State Circuits, 2007, 42, (4), pp. 881–888 (doi: 10.1109/JSSC.2007.892189).
70. 70)
  - 24. Sarvari, S., Tahmoureszadeh, T., Sheikholeslami, A., Tamura, H., Kibune, M.: ‘A 5 Gb/s speculative DFE for 2x blind ADC-based receivers in 65-nm CMOS’. Symp. VLSI Circuits Digest of Technical Papers, June 2010, pp. 69–70.
71. 71)
  - 76. Bien, F., Kim, H., Hur, Y., et al: ‘A 10 Gb/s reconfigurable CMOS equalizer employing a transition detector-based output monitoring technique for band-limited serial links’, IEEE Trans. Microw. Theory Tech., 2006, 54, (12), pp. 4538–4547 (doi: 10.1109/TMTT.2006.884660).
72. 72)
  - W.J. Dally , J. Poulton . Transmitter equalization for 4-Gbps signaling. IEEE Micro , 1 , 48 - 56
73. 73)
  - 29. Gangasani, G., Hsu, C., Bulzacchelli, J., et al: ‘A 16-Gb/s backplane transceiver with 12-tap current integrating DFE and dynamic adaption of voltage offset and timing drifts in 45-nm SOI CMOS technology’, IEEE J. Solid-State Circuits, 2012, 47, (8), pp. 1828–1841 (doi: 10.1109/JSSC.2012.2196313).
74. 74)
  - 87. AL-Taee, A., Yuan, F., Ye, A., Sad, S.: ‘A new two-dimensional eye-opening monitor for Gbps serial links’, IEEE Trans. VLSI, 2013.
75. 75)
  - 49. Balan, V., Caroselli, J., Chern, J., Desai, C., Liu, C.: ‘A 4.8-6.4 Gbps serial link for back-plane applications using decision feedback equalization’. Proc. IEEE Custom Integrated Circuits Conf., 2004, pp. 331–334.
76. 76)
  - 22. Harwood, M., Warke, N., Simpson, R., et al: ‘A 12.5 Gb/s SerDes in 65 nm CMOS using a baud-rate ADC with digital receiver equalization and clock recovery’. Proc. IEEE Custom Integrated Circuits Conf., 2007, pp. 436–437.
77. 77)
  - 58. Winters, J., Kasturia, S.: ‘Adaptive nonlinear cancellation for high-speed fiber-optic systems’, J. Lightwave Technol., 1992, 10, (7), pp. 971–977 (doi: 10.1109/50.144921).
78. 78)
  - 12. Park, M., Bulzacchelli, J., Beakes, M., Friedman, D.: ‘A 7 Gb/s 9.3 mW 2-tap current-integrating DFE receiver’. IEEE Int'l Solid-State Circuits Conf. Digest of Technical Papers, February 2007, pp. 230–231.
79. 79)
  - 69. Carusone, T., Johns, D., Martin, K.: ‘Analog integrated circuit design’ (John Wileys and Sons, New York, 2012, 2nd edn.).
80. 80)
  - 23. Abiri, B., Sheikholeslami, A., Tamura, H., Kibune, M.: ‘A 5 Gb/s adaptive DFE for 2x blind ADC-based CDR in 65 nm CMOS’. IEEE Int. Solid-State Circuit Conf. Digest of Technical Papers, February 2011, pp. 436–437.
81. 81)
  - 18. Turker, D., Rylyakov, A., Friedman, D., Gowda, S., Sanchez-Sinencio, E.: ‘A 19 Gb/s 30 mW 1-tap speculative DFE receiver in 90 nm CMOS’. Symp. VLSI Circuits Digest of Technical Papers, 2008, pp. 216–217.
82. 82)
  - R. Payne , P. Landman , B. Bhakta . A 6.25-Gb/s binary transceiver in 0.13-μm CMOS for serial data transmission across high loss legacy backplane channels. IEEE J. Solid-State Circuits , 12 , 2646 - 2657
83. 83)
  - 46. Wong, K., Chen, E., Yang, C.: ‘Edge and data adaptive equalization of serial-link transceivers’, IEEE J. Solid-State Circuits, 2008, 43, (9), pp. 2157–2169 (doi: 10.1109/JSSC.2008.2001876).
84. 84)
  - 83. Noguchi, H., Yoshida, N., Uchida, H., Ozaki, M., Kanemitsu, S., Wada, S.: ‘A 40-Gb/s CDR circuit with adaptive decision-point control based on eye-opening monitor feedback’, IEEE J. Solid-State Circuits, 2008, 43, (12), pp. 2929–2938 (doi: 10.1109/JSSC.2008.2006227).
85. 85)
  - 38. Bulzacchelli, J., Menolfi, C., Beukema, T., et al: ‘A 28-Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32-nm SOI CMOS technology’, IEEE J. Solid-State Circuits, 2012, 47, (12), pp. 324–326 (doi: 10.1109/JSSC.2012.2216414).
86. 86)
  - 52. Gondi, S., Razavi, B.: ‘Equalization and clock and data recovery techniques for 10 Gb/s CMOS serial-link receivers’, IEEE J. Solid-State Circuits, 2007, 42, (9), pp. 1999–2011 (doi: 10.1109/JSSC.2007.903076).
87. 87)
  - 50. Razavi, B.: ‘Design of integrated circuits for optical communications’ (McGraw-Hill, New York, 2003).

Login

Not registered yet?

Share

Tools

Login to add to favourites

Key

Design techniques for decision feedback equalisation of multi-giga-bit-per-second serial data links: a state-of-the-art review

References

Related content