Integrated CMOS wide tuning range integer-N frequency synthesiser for spectrum monitoring functions in cognitive radio systems

Author(s): S. Liang and W. Redman-White
DOI: 10.1049/iet-cds.2012.0014

For access to this article, please select a purchase option:

Buy article PDF

Buy Knowledge Pack

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership

Recommend Title Publication to library

IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Author(s): S. Liang ¹ and W. Redman-White ¹
- Affiliations: 1: School of Electronic and Computer Science, University of Southampton, Southampton, UK
Source: Volume 6, Issue 6, November 2012, p. 465 – 472
DOI: 10.1049/iet-cds.2012.0014 , Print ISSN 1751-858X, Online ISSN 1751-8598

An integrated frequency synthesiser is designed and implemented in standard 130 nm complementary metal-oxide semiconductor (CMOS) technology for spectrum monitoring receiver function needed in an associated cognitive radio system. This function demands very wide continuous tuning range albeit with only moderate phase noise performance, although low-power consumption and small die area are high priorities. To meet these unusual specifications, a ring oscillator is used as the frequency source, and a novel high-speed low-power integer-N programmable divider is developed to achieve the tuning range. Using a 25 MHz reference frequency, the ring oscillator-based synthesiser tunes continuously from 5 to 7.3 GHz with 100 MHz steps, maintaining the measured phase noise and reference spur levels below −80.5 dBc/Hz at any frequency offset between 100 kHz and 100 MHz for all output frequencies. The power consumption of the complete frequency synthesiser (excluding the output buffer and the reference crystal oscillator) is 9.98 mW from a 1.2 V supply.

References

1. 1)
  - C.S. Vaucher , I. Ferencic , M. Locher , S. Sedvallson , U. Voegeli , Z. Wang . A family of low-power truly modular programmable dividers in standard 0.35-μm CMOS technology. IEEE J. Solid-State Circuits , 7 , 1039 - 1045
2. 2)
  - FCC: ‘NPRM-03-322. Notice of Proposed Rule Making and Order’, 2003.
3. 3)
  - Milota, J.: `Cognitive radio: an integrated agent architecture for software defined radio', 2000, PhD, Royal Institute of Technology (KTH).
4. 4)
  - K. Stadius , T. Rapinoja , J. Kaukovuori , J. Ryynanen , K.A.I. Halonen . Multitone fast frequency-hopping synthesizer for UWB radio. IEEE Trans. Microw. Theory Tech. , 8 , 1633 - 1641
5. 5)
  - E. Hegazi , A.A. Abidi . A 17-mW transmitter and frequency synthesizer for 900-MHz GSM fully integrated in 0.35 μm CMOS. IEEE J. Solid-State Circuits , 782 - 792
6. 6)
  - X. Gao , E. Klumperink , P.J.F. Geraedts , B. Nauta . Jitter analysis and a benchmarking figure-of-merit for phase-locked loops. IEEE Trans. Circuits Syst. II , 2 , 117 - 121
7. 7)
  - Cabric, D., Mishra, M., Brodersen, R.W.: `Implementation issues in spectrum sensing for cognitive radios', Conf. Record of the 38th Asilomar Conf. on Signals, Systems and Computers, November 2004, p. 772.
8. 8)
  - J. Lee . A 3-to-8-GHz fast-hopping frequency synthesizer in 0.18-um CMOS technology. IEEE J. Solid-Stage Circuits , 3 , 566 - 573
9. 9)
  - Kim, M.: `14-mW 5-GHz frequency synthesizer with CMOS logic divider and phase-switching dual-modulus prescaler', IEEE Radio Frequency Integrated Circuits (RFIC) Symp., 3–5 June 2007, p. 713–716.
10. 10)
  - P. Jongmin , T. Song , J. Hur . A fully integrated UHF-band CMOS receiver with multi-resolution spectrum sensing (mrss) functionality for IEEE 802.22 cognitive radio applications. IEEE J. Solid-State Circuits , 258 - 268
11. 11)
  - B. Razavi . A study of phase noise in CMOS oscillators. IEEE J. Solid-State Circuits , 331 - 343
12. 12)
  - Liang, S., Redman-White, W.: `A linear tuning ring VCO for spectrum monitor receiver in cognitive radio applications', European Conf. on Circuit Theory and Design (ECCTD), 29–31 August 2011, Sweden, p. 65–68.
13. 13)
  - C. Lam , B. Razavi . A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-um CMOS technology. IEEE J. Solid-Stage Circuits , 5 , 788 - 794
14. 14)
  - G.C.T. Leung , H.C. Luong . A 1-V 5.2-GHz CMOS synthesizer for WLAN applications. IEEE J. Solid-Stage Circuits , 11 , 1873 - 1882
15. 15)
  - Gundel, A., Carr, W.N.: `A low jitter CMOS PLL clock synthesizer with 20–400 MHz locking range', 2007 IEEE Int. Symp. on Circuit and Systems (ISCAS), 27–30 May 2007, p. 3059–3062.
16. 16)
  - C.-M. Hsu , M.Z. Straayer , M.H. Perrott . A low-noise wide-BW 3.6 GHz digital ΔΣ fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation. IEEE J. Solid-State Circuits , 12 , 2776 - 2786
17. 17)
  - Karam, V.I., Rogers, J.W.M.: `A 3.5 mW fully integrated 1.8 GHz synthesizer in 0.13-um CMOS', 2006 IEEE North-East Workshop on Circuits and Systems (NEWCAS), 18–21 June 2006, p. 49–52.
18. 18)
  - M. Lee . A low-noise wideband digital phase-locked loop based on a coarse-fine time-to-digital converter with subpicosecond resolution. IEEE J. Solid-State Circuits , 10 , 2808 - 2816
19. 19)
  - H. Zheng , S. Lou , D. Lu , C. Shen , T. Chan , H.C. Luong . A 3.1–8.0 GHz single-chip transceiver for MB-OFDM UWB in 0.18-um CMOS process. IEEE J. Solid-State Circuits , 2 , 414 - 426
20. 20)
  - W. Wang , H.C. Luong . A 0.8-V 4.9-mW 1.2-GHz CMOS fractional-N frequency synthesizer for UHF RFID readers. IEEE Trans. Circuits Syst. I , 9 , 2505 - 2513

Integrated CMOS wide tuning range integer-N frequency synthesiser for spectrum monitoring functions in cognitive radio systems

Integrated CMOS wide tuning range integer-N frequency synthesiser for spectrum monitoring functions in cognitive radio systems

Buy article PDF

Buy Knowledge Pack

Thank you

References

Related content