© The Institution of Engineering and Technology
Dynamic circuits are extensively employed in very-large-scale integration chips because of their high performance. Unfortunately, they are more susceptible to noise than static complementary metal oxide semiconductor circuits. With the continuous down-scaling of process technology and the supply voltage, improved noise immunity in dynamic circuits is essential. In this study, two new schemes are proposed to enhance the noise tolerance of dynamic address decoders, and their performance, noise tolerance and power consumption are compared with those of a conventional dynamic decoding circuit and a previous scheme. A dynamic 4–16 decoder employing the proposed delay technique exhibits 131.5 and 2.6% improvements in noise tolerance and performance, respectively, whereas a 4–16 decoder exploiting the proposed mirror scheme achieves 291.2 and 25.2% improvements; both used 65 nm process technology. Moreover, the proposed techniques are more resistant to process variations and more tolerant of a lower power supply.
References
-
-
1)
-
B.H. Calhoun ,
Y. Cao ,
X. Li
.
Digital circuit design challenges and opportunities in the era of nanoscale CMOS.
Proc. IEEE
,
343 -
365
-
2)
-
B.S. Amrutur ,
M.A. Horowitz
.
Fast low-power decoder for RAMs.
IEEE J. Solid-State Circuits
,
10 ,
1506 -
1515
-
3)
-
K.W. Mai ,
T. Mori ,
B.S. Amrutur
.
Low-power SRAM design using half-swing pulse-mode techniques.
IEEE J. Solid-State Circuits
,
11 ,
1659 -
1671
-
4)
-
C. Murthy
.
Process variation effects on circuit performance: TCAD simulation of 256 Mbit technology.
IEEE Trans. Comput. Aided Des. Integr. Circ. Syst.
,
1383 -
1389
-
5)
-
S. Vangal ,
M.A. Anders
.
5 GHz 32 bit integer execution core in 130 nm dual-VT CMOS.
IEEE J. Solid-State Circuits
,
11 ,
1421 -
1432
-
6)
-
Moradi, F., Peiravi, A., Mahmoodi, H.: `A new leakage-tolerant design for high fan-in domino circuits', Proc. 16th Int. Conf. on Microelectr., ICM 04, December 2004, Tunis, Tunisia, p. 493–496.
-
7)
-
Chang, L., Nakamura, Y., Montoye, R.K.: `A 5.3 GHz 8 T-SRAM with operation down to 0.41 V in 65 nm CMOS', Symp. on VLSI Circuits, Digest Technical Papers, 2007, p. 252–253.
-
8)
-
Shepard, K.L.: `Design methodologies for noise in digital integrated circuits', Proc. DAC, 1998, p. 94–99.
-
9)
-
M.A. Turi ,
J.G. Delgado-Frias
.
High-performance low-power selective precharge schemes for address decoder.
IEEE Trans. Circ. Syst.
,
9 ,
917 -
921
-
10)
-
J. Hicks ,
D. Bergstrom ,
M. Hattendorf
.
45 nm transistor reliability.
Intel Technol. J.
,
131 -
144
-
11)
-
Nambu, H., Kanetani, K., Yamasaki, K.: `A 1.8 ns access, 550 MHz 45 Mb CMOS SRAM', ISSCC, 1998, p. 360–361.
-
12)
-
L. Wang ,
N.R. Shanbhag
.
An energy-efficient noise-tolerant dynamic circuit technique.
IEEE Trans. Circ. Syst.
,
11 ,
1300 -
1306
-
13)
-
H. Mahmoodi-Meimand ,
K. Roy
.
Diode-foote domino: a leakage-tolerant high fan-in dynamic circuit design style.
IEEE Trans. VSLI Syst.
,
3 ,
495 -
503
-
14)
-
K. Roy ,
S. Mukhopadhyay ,
H. Mahmoodi-Meimand
.
Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits.
Proc. IEEE
,
2 ,
305 -
327
-
15)
-
R. Kumar
.
Interconnect and noise immunity design for the Pentium 4 processor.
Intel Technol. J.
,
1 -
12
-
16)
-
S. Naffziger
.
The implementation of the Itanium 2 microprocessor.
IEEE J. Solid-State Circuits
,
11 ,
1448 -
1460
-
17)
-
Shepard, K.L., Narayanan, V.: `Noise in deep submicron digital design', IEEE/ACM Int. Conf. on Computer-Aided Design, Digest of Technical Papers, 1996, p. 524–531.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2012.0002
Related content
content/journals/10.1049/iet-cds.2012.0002
pub_keyword,iet_inspecKeyword,pub_concept
6
6