© The Institution of Engineering and Technology
In this study, the authors present an accurate approach for the estimation of statistical distribution of leakage power consumption in the presence of process variations in nano-scale complementary metal oxide semiconductor (CMOS) technologies. The technique, which is additive with respect to the individual gate leakage values, employs a generalised extreme value (GEV) distribution. Compared with the previous methods based on (two-parameter) lognormal distribution, this method uses the GEV distribution with three parameters to increase the accuracy. Using the suggested distribution, the leakage yield of the circuits may be modelled. The accuracy of the approach is studied by comparing its results with those of a previous technique and HSPICE-based Monte Carlo simulations on ISCAS85 benchmark circuits for 45 nm CMOS technology. The comparison reveals a higher accuracy for the proposed approach. The proposed distribution does not add to the complexity and cost of simulations compared with the case of the lognormal distribution based on the additive approach.
References
-
-
1)
-
A. Khosropour ,
H. Aghababa ,
A. Afzali-Kusha ,
B. Forouzandeh
.
Chip level statistical leakage power estimation using generalized extreme value distribution.
Integr. Circuit Syst. Des. Power Timing Model. Optim. Simul. Lect. Notes Comput. Sci.
,
173 -
179
-
2)
-
Nassif, S.R.: `Modeling and analysis of manufacturing variations', Proc. IEEE Custom Integrated Circuits Conf., 2001, p. 223–228.
-
3)
-
http://www.eda.ncsu.edu/wiki/FreePDK45:Contents, accessed September 2011.
-
4)
-
K. Agarwal ,
R. Rao ,
D. Sylvester ,
R. Brown
.
Parametric yield analysis and optimization in leakage dominated technologies.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
6 ,
613 -
623
-
5)
-
Rao, R., Devgan, A., Blaauw, D., Sylvester, D.: `Parametric yield estimation considering leakage variability', Proc. DAC, June 2004, p. 442–447.
-
6)
-
Li, T., Yu, Z.: `Statistical analysis of full-chip leakage power considering junction tunneling leakage', Proc. DAC, June 2007, p. 99–102.
-
7)
-
G. Muraleedharan ,
C. Guedes ,
C. Lucas
.
(2011)
Characteristic and moment generating functions of generalized extreme value distribution (GEV), sea level rise, coastal engineering, shorelines and tides.
-
8)
-
Wang, J.M., Srinivas, B., Ma, D., Chen, C.C.P., Li, J.: `System-level power and thermal modeling by orthogonal polynomial based response surface approach (OPRS)', Proc. ICCAD, 2005, p. 728–735.
-
9)
-
H.F. Dadgour ,
L. Sheng-Chih ,
K. Banerjee
.
A statistical framework for estimation of full-chip leakage-power distribution under parameter variations.
IEEE Trans. Electron Devices
,
11 ,
2930 -
2945
-
10)
-
Rao, R., Devgan, A., Blaauw, D., Sylvester, D.: `Parametric yield estimation considering leakage variability', Proc. Design Automation Conf., 2004, p. 442–447.
-
11)
-
Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., De, V.: `Parameter variation and impact on circuits and microarchitecture', Proc. Design Automation Conf., 2003, p. 338–342.
-
12)
-
L. Cheng ,
P. Gupta ,
L. He
.
Efficient additive statistical leakage estimation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
,
11 ,
1777 -
1781
-
13)
-
M. Mani ,
A. Devgan ,
M. Orshansky ,
Y. Zhan
.
A statistical algorithm for power and timing-limited parametric yield optimization of large integrated circuits.
IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.
,
10 ,
1790 -
1802
-
14)
-
Chang, H., Sapatnekar, S.S.: `Full-chip analysis of leakage power under process variations, including spatial correlations', Proc. DAC, June 2005, p. 523–528.
-
15)
-
Li, X., Le, J., Pileggi, L.: `Projection based statistical analysis of full-chip leakage power with non-log-normal distributions', Proc. DAC, June 2006, p. 103–108.
-
16)
-
Brglez, F., Fujiwara, H.: `A Neutral netlist of 10 combinational benchmark circuits', Proc. IEEE Int. Symp. on Circuits and Systems, 1985, Piscataway, NJ, p. 695–698.
-
17)
-
Bhardwaj, S., Vrudhula, S.: `Leakage minimization of nano-scale circuits in the presence of systematic and random variations', Proc. DAC, 2005, p. 541–546.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2011.0348
Related content
content/journals/10.1049/iet-cds.2011.0348
pub_keyword,iet_inspecKeyword,pub_concept
6
6