Non-linear coupling voltage of split-gate flash memory cells with additional top coupling gate

S.K. Saha

Non-linear coupling voltage of split-gate flash memory cells with additional top coupling gate

Access Full Text

Non-linear coupling voltage of split-gate flash memory cells with additional top coupling gate

Author(s): S.K. Saha
DOI: 10.1049/iet-cds.2011.0252

For access to this article, please select a purchase option:

Buy article PDF

Buy Knowledge Pack

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership

Recommend Title Publication to library

IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Author(s): S.K. Saha ¹
- Affiliations: 1: SuVolta, Inc., Los Gatos, USA
Source: Volume 6, Issue 3, May 2012, p. 204 – 210
DOI: 10.1049/iet-cds.2011.0252 , Print ISSN 1751-858X, Online ISSN 1751-8598

Published

The study presents the dependence of floating gate (FG) coupling potential, V_FG on the source line (SL) programming voltage, V_SL of the split-gate flash memory cells with an additional top coupling gate above FG, called the ‘SG-TCG’ cells. The mathematical analysis shows non-linear V_FG against V_SL behaviour of SG-TCG cells depending on the operation region of FG-MOSFETs. It is found that as the value of V_SL increases, the value of V_FG initially increases steeply, then gradually and finally, linearly with a lower slope. This anomalous V_FG against V_SL behaviour is because of the potential drop in the bulk of FG-MOSFETs by the applied V_SL. The mathematical analysis, also, shows SL coupling factor (κ_SL) roll-off because of the increase in the FG-MOSFETs body potential with the increase in V_SL. In addition, κ_SL is shown to approach a constant value in the saturation region of FG-MOSFETs where V_FG is less susceptible to supply voltage fluctuation. The mathematical analysis agrees very well with the numerical device simulation. The study, clearly, shows that in order to achieve higher shift in programme cell threshold voltage and reduce performance variability owing to supply voltage fluctuation, the target programming bias V_SL of nanoscale SG-TCG cells must be higher than the saturation voltage of FG-MOSFETs.

References

1. 1)
  - S.K. Saha . Design considerations for sub-90 nm split-gate flash memory cells. IEEE Trans. Electron. Dev. , 11 , 3049 - 3055
2. 2)
  - C. Sodini , P.K. Ko , J. Moll . The effect of high fields on MOS device and circuit simulation. IEEE Trans. Electron. Dev. , 10 , 1386 - 1393
3. 3)
  - M.-F. Chang , S.-J. Shen . A process variation tolerant embedded split-gate flash memory using pre-stable current sensing scheme. IEEE J. Solid-State Circuits , 3 , 987 - 994
4. 4)
  - A. Chung , M.J. Deen , J.-S. Lee , M. Meyyappan . Nanoscale memory devices. Nanotechnology , 41 , 412001 - 412022
5. 5)
  - S.K. Saha . Scaling considerations for sub-90 nm split-gate flash memory cells. IET Circuits Devices Syst. , 1 , 144 - 150
6. 6)
  - M.J. Deen , Z.P. Zuo . Low temperature dependence of the hole ionization constants determined from PMOS transistors. Electron. Lett. , 23 , 1975 - 1977
7. 7)
  - M.F. Beug , Q. Rafhay , M.J. van Duuren , R. Duane . Investigation of back-bias capacitance coupling coefficient measurement methodology for floating-gate nonvolatile memory cells. IEEE Trans. Electron. Dev. , 6 , 1253 - 1260
8. 8)
  - S. Saha . Extraction of substrate current model parameters from device simulation. Solid-State Electron. , 10 , 1786 - 1788
9. 9)
  - S. Saha , C.S. Yeh , B. Gadepally . Impact ionization rate of electrons for accurate simulation of substrate current in submicron devices. Solid-State Electron. , 10 , 1429 - 1432
10. 10)
  - M. Wong , D.K.-Y. Liu , S.S.-W. Huang . Analysis of the sub threshold slope and the linear transconductance techniques for the extraction of the capacitance coupling coefficients of floating-gate devices. IEEE Electron. Dev. Lett. , 11 , 566 - 568
11. 11)
  - P. Pavan , R. Bez , P. Olivo , E. Zanoni . Flash memory cells – an overview. Proc. IEEE , 8 , 1248 - 1271
12. 12)
  - Y.-H. Wang , M.-C. Wu , W.-T. Chu , C.-J. Lin , Y.-T. Lin , C.S. Wang . On the dynamic coupling ratio of drain-coupling split gate flash using quasi-two-dimensional analysis. IEE Proc., Circuits, Devices Syst. , 2 , 115 - 123
13. 13)
  - S. Saha . MOSFET test structures for two-dimensional device simulation. Solid-State Electron. , 1 , 69 - 73
14. 14)
  - R. Duane , M.F. Beug , A. Mathewson . Novel capacitance coupling coefficient measurement methodology for floating gate nonvolatile memory devices. IEEE Electron. Dev. Lett. , 7 , 507 - 509
15. 15)
  - Y.-H. Wang , M.-C. Wu , C.-J. Lin . An analytical programming model for the drain-coupling source-side injection split-gate flash EEPROM. IEEE Trans. Electron Devices , 3 , 385 - 391
16. 16)
  - S.K. Saha . Modeling process variability in scaled CMOS technology. IEEE Des. Test Comput. , 2 , 8 - 16
17. 17)
  - J. Van Houdt , G. Groeseneken , H.E. Maes . A new scalable self-aligned dual-bit split-gate charge-trapping memory device. IEEE Trans. Electron. Dev. , 7 , 1312 - 1320
18. 18)
  - S. Saha . Effects of inversion layer quantization on channel profile engineering for nMOSFETs with 0.1 mm channel lengths. Solid-State Electron. , 11 , 1985 - 1991
19. 19)
  - C. Chen , S. Saha . Flash memory-cell characterization using two-transistor cell compact macro-model for system-on-chip design. Proc. SPIE , 79 - 86
20. 20)
  - Kianian, S., Levi, A., Lee, D., Hu, Y.-W.: `A novel 3 volts-only, small sector erase, high density flash E', Symp. VLSI Technical Digest, 1994, p. 71–72.
21. 21)
  - W.L. Choi , D.M. Kim . A new technique for measuring coupling coefficients and 3-D capacitance characterization of floating-gate devices. IEEE Trans. Electron. Dev. , 12 , 2337 - 2342
22. 22)
  - Taurus MEDICI User Manual, Version C-2009.06, Synopsys, Inc., Mountain View, CA, USA, 2006.
23. 23)
  - C.Y.-S. Cho , M.-J. Chen , C.-F. Chen , P. Tuntasood , D.-T. Fan , T.Y. Liu . A novel self-aligned highly reliable sidewall split-gate flash memory. IEEE Trans. Electron Devices , 3 , 465 - 473

Login

Not registered yet?

Share

Tools

Login to add to favourites

Key

Non-linear coupling voltage of split-gate flash memory cells with additional top coupling gate

Non-linear coupling voltage of split-gate flash memory cells with additional top coupling gate

Buy article PDF

Buy Knowledge Pack

Thank you

References

Related content