Design methodology for on-chip bus architectures using system-on-chip network protocol

Author(s): J. Lee
DOI: 10.1049/iet-cds.2011.0054

For access to this article, please select a purchase option:

Buy article PDF

Buy Knowledge Pack

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership

Recommend Title Publication to library

IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Author(s): J. Lee ¹
- Affiliations: 1: Department of Electronic Engineering, Korea National University of Transportation, Korea
Source: Volume 6, Issue 2, March 2012, p. 85 – 94
DOI: 10.1049/iet-cds.2011.0054 , Print ISSN 1751-858X, Online ISSN 1751-8598

As the number of IP cores that can be integrated into a single chip has increased significantly in recent years, various types of multi-layered bus architectures are now being used. However, a reckless use of bus layers may lead to an excessive number of wires and low-resource utilisation. To reduce such waste, researches have studied automated on-chip bus design methods for optimal architecture synthesis. This study expands the existing studies in two aspects. First, it considers all possible topologies and redefines the existing exploration problem, whereas the existing studies assume only a few types of topologies. Second, the study includes an exploration process based on a new on-chip bus protocol, system-on-chip network protocol (SNP), as well as processes based on existing protocols to solve the redefined problem. After the time complexity is investigated, it is found that the problem is NP-hard. Accordingly, this study proposes fast search algorithms that can be applied to each of the exploration steps. The proposed algorithms are implemented as a software program of exploration. The overall reduction ratio of the time complexity reaches about three millionths, with a maximal 16% increase in communication time (CT). Considering todays design life cycle, this seems to be a good trade-off.

References

1. 1)
  - (1999) CoreConnect bus architecture.
2. 2)
  - Pasricha, S., Dutt, N., Bozorgzadeh, E., Ben-Romdhane, M.: `Floorplan-aware automated synthesis of bus-based communication architectures', Proc. Design Automation Conf., June 2005, San Diego, CA, p. 565–570.
3. 3)
  - W.-B. Jone , J.S. Wang , H.-I. Lu . Design theory and implementation for low-power segmented bus systems. ACM Trans. Des. Autom. Electron. Syst. , 1 , 38 - 54
4. 4)
  - Bergamaschi, R.A., Lee, W.: `Designing systems-on-chip using cores', Proc. Design Automation Conf., June 2000, Los Angeles, CA, p. 420–425.
5. 5)
  - (1999) AMBA specification (Rev. 2.0).
6. 6)
  - J. Lee . On-chip bus serialization method for low-power communications. ETRI J. , 4 , 540 - 547
7. 7)
  - J. Lee , H.-J. Lee , C. Lee . A phase-based approach for on-chip bus architecture optimization. Comput. J. , 6 , 626 - 645
8. 8)
  - K.K. Ryu , V.J. Mooney . Automated bus generation for multiprocessor SoC design. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. , 11 , 1531 - 1549
9. 9)
  - N.L. Johnson , S. Kotz , N. Balakrishan . (1994) Continuous univariate distributions.
10. 10)
  - H. Prüfer . Never beweis eines satzes über permutationen. Arch. Math. Phys. Sci. , 742 - 744
11. 11)
  - (2002) The international technology roadmap for semiconductors.
12. 12)
  - V. Desmet , S. Girbal , A. Ramirez , A. Vega , O. Temam . ArchExplorer for automatic design space exploration. IEEE Micro , 5 , 5 - 15
13. 13)
  - Seceleanu, T., Leppanen, V., Suomi, J., Nevalainen, O.: `Resource allocation methodology for the segmented bus platform', Proc. IEEE SOC Conf., September 2005, Washington, DC, p. 129–132.
14. 14)
  - Y.-P. Joo , S. Kim , S. Ha . Fast communication architecture exploration for processor pool-based MPSoC via static performance analysis. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. , 3 , 468 - 472
15. 15)
  - (2004) STBus interconnect.
16. 16)
  - Srinivasan, S., Li, L., Vijaykrishnan, N.: `Simultaneous partitioning and frequency assignment for on-chip bus architectures', Proc. Design, Automation and Test in Europe, 2005, Munich, Germany, p. 218–223.
17. 17)
  - S. Pasricha , N. Dutt , M. Ben-Romdhane . BMSYN: bus matrix communication architecture synthesis for MPSoC. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. , 8 , 1454 - 1464
18. 18)
  - http://www.mathworks.co.kr/access/helpdesk/help/toolbox/stats/index.html?/access/helpdesk/help/toolbox/stats, accessed June 2009.
19. 19)
  - (2003) AMBA AXI protocol specification.
20. 20)
  - B. Dittenhofer . Connecting multi-source IP to a standard on chip architecture.
21. 21)
  - J. Lee , H.-J. Lee . Wire optimization for multimedia SoC and SiP designs. IEEE Trans. Circuits Syst. I , 8 , 2202 - 2215
22. 22)
  - L.-Y. Chiou , Y.-S. Chen , C.-H. Lee . System-level bus-based communication architecture exploration using a pseudoparallel algorithm. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. , 8 , 1213 - 1223
23. 23)
  - Nicolescu, G., Yoo, S., Bouchhima, A., Jerraya, A.: `Validation in a component-based design flow for multicore SoCs', Proc. Int. Symp. on System Synthesis, October 2002, Kyoto, Japan, p. 162–167.
24. 24)
  - A. Cayley . A theorem on trees. Q. J. Math. , 376 - 378

Design methodology for on-chip bus architectures using system-on-chip network protocol

Design methodology for on-chip bus architectures using system-on-chip network protocol

Buy article PDF

Buy Knowledge Pack

Thank you

References

Related content