© The Institution of Engineering and Technology
In this study, the authors categorise all of the feasible constructions for the composite Galois field GF(((22)2)2) Advanced Encryption Standard (AES) S-box into four main architectures by their field representations and their algebraic properties. For each of the categories, a new optimisation scheme which exploits algebraic normal form representation followed by a sub-structure sharing optimisation is presented. This is performed by converting the subfield GF((22)2) inversion into several logical expressions, which will be in turn reduced using a common sub-expression elimination algorithm. The authors show that this technique can effectively reduce the total area gate count as well as the critical path gate count in composite field AES S-boxes. The resulting architecture that achieves maximum reduction in both total area coverage and critical path gate count is found and reported. The hardware implementations of the authors proposed AES S-boxes, along with their performance and cost are presented and discussed.
References
-
-
1)
-
Morioka, S., Satoh, A.: `An optimized S-box circuit architecture for low power AES design', CHES 2002, January 2003, p. 271–295.
-
2)
-
Rudra, A., Dubey, P.K., Jutla, C.S., Kumar, V., Rao, J.R., Rohatgi, P.: `Efficient Rijndael encryption implementation with composite field arithmetic', Proc. CHES, May 2001, Paris, France, p. 171–184.
-
3)
-
J. Boyar ,
R. Peralta ,
P. Festa
.
A new combinational logic minimization technique with applications to cryptology, Experimental algorithms.
-
4)
-
N. Mentens ,
L. Batina ,
B. Preneel ,
I. Verbauwhede ,
A.J. Menezes
.
(2005)
A systematic evaluation of compact hardware implementations for the Rijndael S-box, Topics in Cryptology – CT-RSA 2005.
-
5)
-
V. Rijmen
.
Effcient implementation of the Rijndael S-box.
-
6)
-
Wong, M.M., Wong, M.L.D.: `A new common subexpression elimination algorithm with application in composite field AES S-box', Tenth Int. Conf. Information Sciences Signal Processing and their Applications (ISSPA 2010), May 2010, p. 452–455.
-
7)
-
Paar, C.: `Some remarks on efficient inversion in finite fields', Proc. IEEE ISIT, 1995, p. 5–8.
-
8)
-
Advanced Encryption Standard (AES), FIPS PUB 197, Federal Information Processing Standard Publication 197, November 26, 2001.
-
9)
-
J. Daemen ,
V. Rijmen
.
(2002)
The design of Rijndael.
-
10)
-
Paar, C.: `Efficient VLSI architectures for bit-parallel computation in Galois fields', 1994, PhD, University of Essen, Germany.
-
11)
-
Wolkerstorfer, J., Oswald, E., Lamberger, M.: `An ASIC implementation of the AES S-boxes', Proc. RSA Conf., February 2002, San Jose, CA, p. 67–78.
-
12)
-
Satoh, A., Morioka, S., Takano, K., Munetoh, S.: `A compact Rijndael hardware architecture with S-box optimization', Proc. ASIACRYPT, December 2000, Gold Coast, Australia, p. 239–245.
-
13)
-
D.R. Wilkins
.
(2000)
Part III: introduction to Galois theory.
-
14)
-
Mozaffari-Kermani, M., Reyhani-Masoleh, A.: `A low-cost S-box for the advanced encryption standard using normal basis', IEEE Int. Conf. Electro/Information Technology 2009, EIT'09, 2009, p. 52–55.
-
15)
-
X. Zhang ,
K.K. Parhi
.
Implementation approaches for the advanced encryption standard algorithm.
IEEE Circuits Syst. Mag.
,
4 ,
24 -
46
-
16)
-
X. Zhang ,
K.K. Parhi
.
On the optimum constructions of composite field for the AES algorithm.
IEEE Trans. Circuits Syst. II
,
10 ,
1153 -
1157
-
17)
-
Fan, J.L., Paar, C.: `On efficient inversion in tower fields of characteristic two', Proc. IEEE ISIT, 1997, p. 20.
-
18)
-
Wong, M.M., Wong, M.L.D.: `A high throughput low power compact AES S-box implementation using composite field arithmetic and Algebraic Normal Form representation', Proc. Second Asia Symp. Quality Electronic Design (ASQED), August 2010, p. 318–323.
-
19)
-
X. Zhang ,
K.K. Parhi
.
High-speed VLSI architectures for the AES algorithm.
IEEE Trans. VLSI Syst.
,
9 ,
957 -
967
-
20)
-
Mathew, S., Sheikh, F., Agarwal, A.: `53 Gbps native GF((24)2) composite-field AES-encrypt/decrypt accelerator for content-protection in 45 nm high-performance microprocessors', 2010 IEEE Symp. VLSI Circuits (VLSIC), 2010, p. 169–170.
-
21)
-
Canright, D.: `A very compact Rijndael S-box', Technical report NPS-MA-04-001, 2005.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2010.0435
Related content
content/journals/10.1049/iet-cds.2010.0435
pub_keyword,iet_inspecKeyword,pub_concept
6
6