© The Institution of Engineering and Technology
The majority of nanocrystal floating gate research has been done at the device level. Circuit-level research is still in its early stages because of the lack of a physical device model appropriate for circuit simulations. In this study, a comprehensive and accurate SPICE-compatible physical equation-based model of nanocrystal floating gate devices is developed based on uniform direct tunnelling and Fowler–Nordheim tunnelling. The main contribution is a Verilog-A module that captures the physical behaviours of programming and erasing the device. A predictive NMOS model is then used for modelling the conduction channel to determine the behavioural I–V characteristics. The proposed model uses only explicit formulae resulting in fast computation appropriate for circuit simulation and can be used in any SPICE simulator supporting Verilog-A. It interacts dynamically with the rest of the circuit and includes charge leakage which enables power consumption analysis. The simulation results of the proposed model fit well to experimental results of various fabricated devices. Additionally, it is verified in HSPICE, demonstrating a significant speedup and good agreement with a numerical device simulator. This study is important in bridging the gap between device- and circuit-level research.
References
-
-
1)
-
Hasaneen, N.J., Rodriguez, A., Yarlagadda, B., Jain, F., Heller, E., Huang, W., Lee, J., Papadimitrakopoulos, F.: `Nonvolatile quantum dot memory (NVQDM) in floating gate configuration: device and circuit modelling', Proc. 2003 Third IEEE Conf. on Nanotechnology, 2003, San Francisco, CA, USA, 2, p. 741–744.
-
2)
-
Y.P. Tsividis
.
(1987)
Operation and modelling of the MOS transistor.
-
3)
-
De Salvo, B., Fernandes, A., Ghibaudo, G., Guillaumot, B., Baron, T., Reimbold, G.: `Investigation of dynamic memory effects in Si-dot devices', Proc. 30th European Solid-State Device Research Conf., September 2000, Cork, Ireland, p. 280–283.
-
4)
-
E.-S. Hasaneen ,
E. Heller ,
R. Bansal ,
W. Huang ,
F. Jain
.
Modeling of nonvolatile floating gate quantum dot memory.
Solid-State Electron.
,
2055 -
2059
-
5)
-
Z. Liu ,
C. Lee ,
V. Narayanan ,
G. Pei ,
E.C. Kan
.
Metal nanocrystal memories – part II: electrical characteristics.
IEEE Trans. Electron. Dev.
,
1614 -
1622
-
6)
-
P. Singaraju ,
R. Venkat
.
Modeling of the charging dynamics in silicon nanocrystal nonvolatile flash memory cells.
Physica E
,
9 -
14
-
7)
-
J.S. Sim ,
J. Kong ,
J.D. Lee ,
B.-G. Park
.
Monte carlo simulation of single-electron nanocrystal memories.
Jpn. J. Appl. Phys.
,
2041 -
2045
-
8)
-
K.S. Seol ,
S.J. Choi ,
J.-Y. Choi
.
Pd-nanocrystal-based nonvolatile memory structures with asymmetric SiO2/HfO2 tunnel barrier.
Appl. Phys. Lett.
-
9)
-
W.C. Lee ,
C. Hu
.
Modelling CMOS tunnelling currents through ultrathin gate oxide due to conduction- and valence-band electron and hole tunnelling.
IEEE Trans. Electron Devices
,
7 ,
1366 -
1373
-
10)
-
R.A. Rao ,
R.F. Steimle ,
M. Sadd
.
Silicon nanocrystal based memory devices for NVM and DRAM applications.
Solid-State Electron.
,
1463 -
1473
-
11)
-
Compagnoni, C.M., Ielmini, D., Spinelli, A.S., Lacaita, A.L., Previtali, C., Gerardi, C.: `Study of data retention for nanocrystal flash memories', IEEE 41st Annual Int. Reliability Physics Symp. Proc., April 2003, Dallas, TX, USA, p. 506–512.
-
12)
-
S. Jeon ,
J.H. Han ,
J.H. Lee ,
S. Choi ,
H. Hwang ,
C. Kim
.
High work-function metal gate and high-k dielectrics for charge trap flash memory device applications.
IEEE Trans. Electron. Dev.
,
2654 -
2659
-
13)
-
M. She ,
T.-J. King
.
Impact of crystal size and tunnel dielectric on semiconductor nanocrystal memory performance.
IEEE Trans. Electron. Dev.
,
1934 -
1940
-
14)
-
D. Corso ,
C. Pace ,
F. Crupi ,
S.A. Lombardo
.
Single-Electron program/erase tunnel events in nanocrystal memories.
IEEE Trans. Nanotechnol.
,
35 -
42
-
15)
-
C.M. Compagnoni ,
D. Ielmini ,
A.S. Spinelli ,
A.L. Lacaita
.
Modeling of tunnelling P/E for nanocrystal memories.
IEEE Trans. Electron. Dev.
,
569 -
576
-
16)
-
S. Zafar ,
C. Cabral ,
R. Amos ,
A. Callegari
.
A method for measuring barrier heights, metal work functions and fixed charge densities in metal/SiO2/Si capacitors.
Appl. Phys. Lett.
,
4858 -
4860
-
17)
-
Y. Shi ,
T.P. Ma ,
S. Parsad ,
S. Dhanda
.
Polarity dependent gate tunnelling currents in dual-gate CMOSFETs.
IEEE Trans. Electron Devices
,
2355 -
2360
-
18)
-
F. Prégaldiny ,
C. Lallement ,
D. Mathiot
.
Accounting for quantum mechanical effects from accumulation to inversion, in a fully analytical surface-potential-based MOSFET model.
Solid-State Electron.
,
781 -
787
-
19)
-
J. De Blauwe
.
Nanocrystal nonvolatile memory devices.
IEEE Trans. Nanotechnol.
,
72 -
77
-
20)
-
V. Beyer ,
J. von Borany ,
M. Klimenkow
.
A transient electrical model of charging for Ge nanocrystal containing gate oxides.
J. Appl. Phys.
-
21)
-
R. Gusmeroli ,
A.S. Spinelli ,
C. Monzio Compagnoni ,
D. Ielmini
.
Threshold-voltage statistics and conduction regimes in nanocrystal memories.
IEEE Electron. Device. Lett.
,
5 ,
409 -
411
-
22)
-
Coli, P., Iannaccone, G.: `Evaluation of performance and perspectives of nanocrystal flash memories based on 3D quantum modeling', Proc. 2001 First IEEE Conf. on Nanotechnology, October 2001, Maui, HI, USA, p. 140–145.
-
23)
-
Silvaco International: ‘ATLAS User's Manual – Device Simulation Software’, Santa Clara, CA, USA, December 2008.
-
24)
-
N. Miura ,
T. Nanjo ,
M. Suita
.
Thermal annealing effects on Ni/Au based schottky contacts on n-GaN and AlGaN/GaN with insertion of high work function metal.
Solid-State Electron.
,
689 -
695
-
25)
-
G. Groeseneken ,
H.E. Maes ,
J. Van Houdt ,
J.S. Witters ,
W.D. Brown ,
J. Brewer
.
(1997)
Basics of nonvolatile semiconductor memory devices, Nonvolatile semiconductor memory technology.
-
26)
-
W. Guan ,
S. Long ,
M. Liu
.
Modeling of retention characteristics for metal and semiconductor nanocrystal memories.
Solid-State Electron.
,
806 -
811
-
27)
-
Schuegraf, K.F., King, C.C., Hu, C.: `Ultra-thin silicon dioxide leakage current and scaling limit', IEEE Symp. on VLSI Technology, June 1992, Seattle, WA, USA, p. 18–19.
-
28)
-
Ling, G.W., Tupei, C., Sutiono, A., Tao, S., Yujing, S., Richie, V.: `Simple compact transient models of nanocrystal flash memory cell', IEEE Int. Conf. on Communications, Circuits and Systems, July 2007, Kokura, Japan, p. 980–984.
-
29)
-
Z. Liu ,
C. Lee ,
V. Narayanan ,
G. Pei ,
E.C. Kan
.
Metal nanocrystal memories – part I: device design and fabrication.
IEEE Trans. Electron. Dev.
,
1606 -
1613
-
30)
-
W. Zhao ,
Y. Cao
.
New generation of predictive technology model for sub-45 nm early design exploration.
IEEE Trans. Electron. Dev.
,
2816 -
2823
-
31)
-
Di Spigna, N.: `Electronic devices and interface strategies for nanotechnology', 2006, PhD, North Carolina State University.
-
32)
-
A. Campera ,
G. Iannaccone
.
Modelling and simulation of charging and discharging processes in nanocrystal flash memories during program and erase operations.
Solid-State Electron.
,
1745 -
1753
-
33)
-
B.G. Streetman ,
S. Banerjee
.
(1999)
Solid State Electronic Devices.
-
34)
-
Wang, S., Dai, J., Hasaneen, E.-S., Wang, L., Jain, F.: `Programmable threshold voltage using quantum dot transistors for low-power mobile computing', IEEE Int. Symp. on Circuits and Systems, May 2008, Seattle, WA, USA, p. 3350–3353.
-
35)
-
C.-C. Chen ,
A.B. Herhold ,
C.S. Johnson ,
A.P. Alivisatos
.
Size dependence of structural metastability in semiconductor nanocrystals.
Science
,
398 -
401
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2010.0410
Related content
content/journals/10.1049/iet-cds.2010.0410
pub_keyword,iet_inspecKeyword,pub_concept
6
6