Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

SPICE-compatible physical model of nanocrystal floating gate devices for circuit simulation

SPICE-compatible physical model of nanocrystal floating gate devices for circuit simulation

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The majority of nanocrystal floating gate research has been done at the device level. Circuit-level research is still in its early stages because of the lack of a physical device model appropriate for circuit simulations. In this study, a comprehensive and accurate SPICE-compatible physical equation-based model of nanocrystal floating gate devices is developed based on uniform direct tunnelling and Fowler–Nordheim tunnelling. The main contribution is a Verilog-A module that captures the physical behaviours of programming and erasing the device. A predictive NMOS model is then used for modelling the conduction channel to determine the behavioural IV characteristics. The proposed model uses only explicit formulae resulting in fast computation appropriate for circuit simulation and can be used in any SPICE simulator supporting Verilog-A. It interacts dynamically with the rest of the circuit and includes charge leakage which enables power consumption analysis. The simulation results of the proposed model fit well to experimental results of various fabricated devices. Additionally, it is verified in HSPICE, demonstrating a significant speedup and good agreement with a numerical device simulator. This study is important in bridging the gap between device- and circuit-level research.

References

    1. 1)
      • Hasaneen, N.J., Rodriguez, A., Yarlagadda, B., Jain, F., Heller, E., Huang, W., Lee, J., Papadimitrakopoulos, F.: `Nonvolatile quantum dot memory (NVQDM) in floating gate configuration: device and circuit modelling', Proc. 2003 Third IEEE Conf. on Nanotechnology, 2003, San Francisco, CA, USA, 2, p. 741–744.
    2. 2)
      • Y.P. Tsividis . (1987) Operation and modelling of the MOS transistor.
    3. 3)
      • De Salvo, B., Fernandes, A., Ghibaudo, G., Guillaumot, B., Baron, T., Reimbold, G.: `Investigation of dynamic memory effects in Si-dot devices', Proc. 30th European Solid-State Device Research Conf., September 2000, Cork, Ireland, p. 280–283.
    4. 4)
    5. 5)
    6. 6)
    7. 7)
    8. 8)
    9. 9)
    10. 10)
    11. 11)
      • Compagnoni, C.M., Ielmini, D., Spinelli, A.S., Lacaita, A.L., Previtali, C., Gerardi, C.: `Study of data retention for nanocrystal flash memories', IEEE 41st Annual Int. Reliability Physics Symp. Proc., April 2003, Dallas, TX, USA, p. 506–512.
    12. 12)
    13. 13)
    14. 14)
    15. 15)
    16. 16)
    17. 17)
    18. 18)
    19. 19)
    20. 20)
    21. 21)
    22. 22)
      • Coli, P., Iannaccone, G.: `Evaluation of performance and perspectives of nanocrystal flash memories based on 3D quantum modeling', Proc. 2001 First IEEE Conf. on Nanotechnology, October 2001, Maui, HI, USA, p. 140–145.
    23. 23)
      • Silvaco International: ‘ATLAS User's Manual – Device Simulation Software’, Santa Clara, CA, USA, December 2008.
    24. 24)
    25. 25)
      • G. Groeseneken , H.E. Maes , J. Van Houdt , J.S. Witters , W.D. Brown , J. Brewer . (1997) Basics of nonvolatile semiconductor memory devices, Nonvolatile semiconductor memory technology.
    26. 26)
    27. 27)
      • Schuegraf, K.F., King, C.C., Hu, C.: `Ultra-thin silicon dioxide leakage current and scaling limit', IEEE Symp. on VLSI Technology, June 1992, Seattle, WA, USA, p. 18–19.
    28. 28)
      • Ling, G.W., Tupei, C., Sutiono, A., Tao, S., Yujing, S., Richie, V.: `Simple compact transient models of nanocrystal flash memory cell', IEEE Int. Conf. on Communications, Circuits and Systems, July 2007, Kokura, Japan, p. 980–984.
    29. 29)
    30. 30)
    31. 31)
      • Di Spigna, N.: `Electronic devices and interface strategies for nanotechnology', 2006, PhD, North Carolina State University.
    32. 32)
    33. 33)
      • B.G. Streetman , S. Banerjee . (1999) Solid State Electronic Devices.
    34. 34)
      • Wang, S., Dai, J., Hasaneen, E.-S., Wang, L., Jain, F.: `Programmable threshold voltage using quantum dot transistors for low-power mobile computing', IEEE Int. Symp. on Circuits and Systems, May 2008, Seattle, WA, USA, p. 3350–3353.
    35. 35)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2010.0410
Loading

Related content

content/journals/10.1049/iet-cds.2010.0410
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address