© The Institution of Engineering and Technology
This article presents a 20 GHz, 12-bit pipeline accumulator with a reduced number of registers, suitable for direct digital synthesiser (DDS) applications. The accumulator is implemented in the IHP SG25H1 (0.25 µm) SiGe:C technology featuring heterojunction bipolar transistors (HBTs) with Ft/Fmax of 180/220 GHz. The accumulator architecture omits the pre-skewing registers of the pipeline, thereby lowering both power consumption and circuit complexity. Some limitations to this design are discussed and the necessary equations for determining the phase jump encountered each time the control word (synthesised frequency) is changed are presented. For many applications employing signal processing after detection, this phase shift can then be corrected for. Compared to a full pipeline architecture (omitting the input circuitry for the most significant bit, as is customary for such designs), the implemented 12-bit accumulator reduces the number of registers by 55% and the power by approximately 32%, while obtaining the highest clock frequency for SiGe:C accumulators intended for DDS applications.
References
-
-
1)
-
S.E. Turner ,
D.E. Kotecki
.
Direct digital synthesizer with ROM-less architecture at 13-GHz clock frequency in InP DHBT technology.
IEEE Microw. Wirel. Compon. Lett.
,
5 ,
296 -
298
-
2)
-
S.E. Turner ,
R.B. Elder ,
D.S. Jansen ,
D.E. Kotecki
.
4-bit adder-accumulator at 41-GHz clock frequency in InP DHBT technology.
IEEE Microw. Wirel. Compon. Lett.
,
3 ,
144 -
146
-
3)
-
H. Rücker
.
A 0.13 µm SiGe BiCMOS technology featuring fT/fmax of 240/330 GHz and gate delays below 3 ps.
IEEE J. Solid-State Circuits
,
1678 -
1686
-
4)
-
R.G. Meyer ,
W.M.C. Sansen ,
S. Liu ,
S. Peeters
.
The differential pair as a triangle-sine wave converter.
IEEE J. Solid-State Circuits
,
3 ,
418 -
420
-
5)
-
S.E. Turner ,
D.E. Kotecki
.
Direct digital synthesizer with sine-weighted DAC at 32-GHz clock frequency in InP DHBT technology.
IEEE J. Solid-State Circuits
,
10 ,
2284 -
2290
-
6)
-
J. Vankka ,
K. Halonen
.
(2001)
Direct digital synthesizers: theory, design and applications.
-
7)
-
Laemmle, B., Wagner, C., Knapp, H., Maurer, L., Weigel, R.: `High speed low power phase accumulators for DDS applications in SiGe bipolar technology', IEEE Bipolar/BiCMOS Circuits & Technology Meeting, 2009, p. 162–165.
-
8)
-
X. Yu ,
F.F. Dai ,
J.D. Irwin ,
R.C. Jaeger
.
A 9-bit quadrature direct digital synthesizer implemented in 0.18 µm SiGe BiCMOS technology.
IEEE Trans. Microw. Theory Tech.
,
5 ,
1257 -
1266
-
9)
-
Thuries, S., Tournier, E.: `A DDS-oriented phase-to-amplitude converter using a SiGe:C bipolar transistors differential pair', IEEE Int. Workshop on Radio-Frequency Integration Technology, 30 November–2 December 2005, Singapore, p. 211–214.
-
10)
-
B. Heinemann ,
R. Barth ,
D. Knoll ,
H. Rücker ,
B. Tillack ,
W. Winkler
.
High performance BiCMOS technologies without epitaxially-buried subcollectors and deep trenches.
Semicond. Sci. Technol.
,
153 -
157
-
11)
-
G. Friedman
.
Clock distribution networks in synchronous digital integrated circuits.
Proc. IEEE
,
5 ,
665 -
692
-
12)
-
Dai, F.F., Chimakurthy, L.S.J., Yang, D., Huang, J., Jaeger, R.C.: `A low power 5 GHz direct digital synthesizer designed In SiGe technology', IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2004, p. 21–24.
-
13)
-
P. O'Leary ,
F. Maloberti
.
A direct-digital synthesizer with improved spectral performance.
IEEE Trans. Commun.
,
7 ,
1046 -
1048
-
14)
-
Merlo, E., Baek, K.H., Choe, M.J.: `Split accumulator with phase modulation for high speed low power direct digital synthesizers', IEEE Proc. 15th Annual IEEE Int. ASIC/SOC Conf., 2002, p. 97–101.
-
15)
-
Laemmle, B., Wagner, C., Knapp, H., Maurer, L., Weigel, R.: `A 366 mW direct digital synthesizer at 15 GHz clock frequency in SiGe bipolar technology', IEEE Radio Frequency Integrated Circuits Symp., 2009, p. 415–418.
-
16)
-
X. Yu ,
F.F. Dai ,
J.D. Irwin ,
R.C. Jaeger
.
A 12 GHz 1.9 W direct digital synthesizer MMIC implemented in 0.18 µm SiGe BiCMOS technology.
IEEE J. Solid-State Circuits
,
6 ,
1384 -
1393
-
17)
-
S.E. Turner ,
R.T. Chan ,
J.T. Feng
.
ROM-based direct digital synthesizer at 24 GHz clock frequency in InP DHBT technology.
IEEE Microw. Wirel. Compon. Lett.
,
8 ,
566 -
568
-
18)
-
S. Thuries ,
E. Tournier ,
A. Cathelin ,
S. Godet ,
J. Graffeuil
.
A 6-GHz low-power BiCMOS SiGe:C 0.25 µm direct digital synthesizer.
IEEE Microw. Wirel. Compon. Lett.
,
1 ,
46 -
48
-
19)
-
Khafaji, M., Gustat, H., Scheytt, J.: `A 6 bit linear binary RF DAC in 0.25 µm SiGe BiCMOS for communication systems', Proc. IMS, 2010, p. 916–919.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2010.0399
Related content
content/journals/10.1049/iet-cds.2010.0399
pub_keyword,iet_inspecKeyword,pub_concept
6
6