Design of energy-efficient and robust ternary circuits for nanotechnology

Design of energy-efficient and robust ternary circuits for nanotechnology

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Novel high-performance ternary circuits for nanotechnology are presented here. Each of these carbon nanotube field-effect transistor (CNFET)-based circuits implements all the possible kinds of ternary logic, including negative, positive and standard ternary logics, in one structure. The proposed designs have good driving capability and large noise margins and are robust. These circuits are designed based on the unique properties of CNFETs, such as the capability of setting the desired threshold voltage by changing the diameters of the nanotubes. This property of CNFETs makes them very suitable for the multiple-Vt design method. The proposed circuits are simulated exhaustively, using Synopsys HSPICE with 32 nm-CNFET technology in various test situations and different supply voltages. Simulation results demonstrate great improvements in terms of speed, power consumption and insusceptibility to process variations with respect to other conventional and state-of-the-art 32 nm complementary metal-oxide semiconductor and CNFET-based ternary circuits. For instance at 0.9 V, the proposed ternary logic and arithmetic circuits consume on average 53 and 40% less energy, respectively, compared to the CNFET-based ternary logic and arithmetic circuits, recently proposed in the literature.


    1. 1)
    2. 2)
    3. 3)
    4. 4)
      • Lin, S., Kim, Y., Lombardi, F.: `A novel CNFET based ternary logic gate design', Proc. IEEE Int. Midwest Symp. on Circuits and Systems, August 2009, Cancun, Mexico, p. 435–438.
    5. 5)
      • Cho, G., Kim, Y., Lombardi, F.: `Performance evaluation of CNFET-based logic gates', Proc. IEEE Int. Instrumentation and Measurement Technology Conf., May 2009, Singapore, p. 909–912.
    6. 6)
    7. 7)
    8. 8)
    9. 9)
    10. 10)
    11. 11)
    12. 12)
      • Dubrova, E.: `Multiple-valued logic in VLSI: challenges and opportunities', Proc. NORCHIP Conf., November 1999, Oslo, Norway, p. 340–350.
    13. 13)
    14. 14)
      • Bok, K.Y., Kim, Y.B., Lombardi, F.: `Novel design methodology to optimize the speed and power of the CNTFET circuits', Proc. IEEE Int. Midwest Symp. on Circuits and Systems, August 2009, Cancun, Mexico, p. 1130–1133.
    15. 15)
    16. 16)
      • Mouftah, H.T., Jordan, I.B.: `Integrated circuits for ternary logic', Proc. Int. Symp. on Multiple Valued Logic, May 1974, Morgantown, West Virginia, United States, p. 285–302.
    17. 17)
    18. 18)
    19. 19)
    20. 20)
    21. 21)
    22. 22)
    23. 23)
    24. 24)
      • Berg, Y., Næss, Ø., Aunet, S., Lomsdalen, I., Høvin, M.: `A novel floating-gate binary signal to multiple-valued signal converter for multiple-valued CMOS logic', Proc. IEEE Int. Conf. on Electronics, Circuits and Systems, September 2002, Dubrovnik, Croatia, 2, p. 579–582.
    25. 25)
      • Berg, Y., Aunet, S., Mirmotahari, O., Høvin, M.: `Novel recharge semi-floating-gate CMOS logic for multiple-valued systems', Proc. IEEE Int. Symp. on Circuits and Systems, May 2003, Bangkok, Thailand, 5, p. V-193–V-196.
    26. 26)
      • Gundersen, H., Berg, Y.: `Fast addition using balanced ternary counters designed with CMOS semi-floating gate devices', Proc. Int. Symp. on Multiple-Valued Logic, May 2007, Oslo, Norway, p. 30.
    27. 27)
    28. 28)
    29. 29)
    30. 30)
    31. 31)
    32. 32)
    33. 33)
    34. 34)
      • Shahidipour, H., Ahmadi, A., Maharatna, K.: `Effect of variability in SWCNT-based logic gates', Proc. Int. Symp. on Integrated Circuits, December 2009, Singapore, p. 252–255.
    35. 35)
      • Dhande, A.P., Ingole, V.T.: `Design and implementation of 2-bit ternary ALU slice', Proc. Int. Conf. on IEEE – Science of Electronics, Technology of Information and Telecommunication, March 2005, Sousse, Tunisia, p. 17–21.

Related content

This is a required field
Please enter a valid email address