© The Institution of Engineering and Technology
A capacitor-less low-power low-dropout regulator (LDR) with a slew-rate-enhanced circuit (SRE) was proposed. The SRE uses six transistors to constitute two comparators and two auxiliary transistors. The comparators sense the variation of load current to control one of the auxiliary transistors that generate a large current to charge or discharge the gate capacitor of the power transistor; thus SRE increases the slew-rate at the gate of the power transistor. The quiescent current of the LDR remains 18 µA at the steady state because the auxiliary transistors work at the cut-off region to reduce power consumption. When load current changes between 0.1 and 100 mA, the variation of the output voltage of the LDR is improved from 675 to 300 mV.
References
-
-
1)
-
C. Zhan ,
W.H. Ki
.
Output-capacitor-free adaptively biased low-dropout regulator for system-on-chips.
IEEE Trans. Circuits Syst. I
,
1017 -
1028
-
2)
-
Lam, Y.H., Ki, W.H., Tsui, C.Y.: `Adaptively-biased capacitor-less CMOS low dropout regulator with direct current feedback', ASPDAC. tech. Pprs, June 2006, Yokohama, Japan, p. 24–27.
-
3)
-
H. Aminzadeh ,
R. Lotfi ,
K. Mafinezhad
.
Low-dropout voltage reference: an approach to low-temperature-sensitivity architectures with high drive capabiluty.
Electron. Lett.
,
1200 -
1201
-
4)
-
P.Y. Or ,
K.N. Leung
.
An output-capacitorless low-dropout regulator with direct voltage-spike detection.
IEEE J. Solid-State Circuits
,
458 -
466
-
5)
-
R.J. Milliken ,
J. Silva-Martinez ,
E. Sanchez-Sinencio
.
Full on chip CMOS low-dropout voltage regulator.
IEEE Trans. Circuits Syst. I, Regul. Pap.
,
9 ,
1879 -
1890
-
6)
-
T.Y. Man ,
K.N. Leung ,
C.Y. Leung ,
P.K.T. Mok ,
M. Chan
.
Development of single-transistor-control LDO based on flipped voltage follower for SoC.
IEEE Trans. Circuits Syst. I
,
1392 -
1401
-
7)
-
P. Hazucha ,
T. Karnik ,
B.A. Bloechel ,
C. Parsons ,
D. Finan ,
S. Borkar
.
Area-efficient linear regulator with ultra-fast load regulation.
IEEE J. Solid-State Circuits
,
4 ,
933 -
940
-
8)
-
E.N.Y. Ho ,
P.K.T. Mok
.
A capacitor-less CMOS active feedback low-dropout regulator with slew-rate enhancement for portable on-chip application.
IEEE Trans. Circuits Syst. II
,
80 -
84
-
9)
-
A. Garimella ,
M.W. Rashid ,
P.M. Furth
.
Reverse nested Miller compensation using current buffers in a three-stage LDO.
IEEE Trans. Circuits Syst. II
,
4 ,
250 -
254
-
10)
-
M. Al-Shyoukh ,
H. Lee
.
A transient-enhanced low-quiescent current low-dropout regulator with buffer impedance attenuation.
IEEE J. Solid-State Circuits
,
1732 -
1742
-
11)
-
W.J. Huang ,
S.H. Lu ,
S.I. Liu
.
CMOS low-dropout linear regulator with signal miller capacitor.
Electron. Lett.
,
216 -
217
-
12)
-
S.K. Lau ,
P.K. Mok ,
K.N. Leung
.
A low-dropout regulator for SoC with Q-reduction.
IEEE J. Solid-State Circuits
,
3 ,
658 -
664
-
13)
-
K.N. Leung ,
P.K.T. Mok
.
A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation.
IEEE J. Solid-State Circuits
,
1691 -
1702
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2010.0309
Related content
content/journals/10.1049/iet-cds.2010.0309
pub_keyword,iet_inspecKeyword,pub_concept
6
6