Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Analytical model for deriving the threshold voltage of a short gate SOI MESFET with vertically non-uniformly doped silicon film

Analytical model for deriving the threshold voltage of a short gate SOI MESFET with vertically non-uniformly doped silicon film

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

An analytical model for deriving the threshold voltage of a short gate SOI MESFET in which the silicon film doping density is vertically non-uniform is suggested. Taking into account the lateral variation of the bottom channel potential and using the derived natural length expression, the potentials in both silicon film and buried oxide layer are derived fully two-dimensionally. Making use of them, the minimum bottom channel potential can be obtained to describe the threshold voltage expression in terms of device parameters and applied voltages. Obtained results can be found to explain the drain-induced barrier lowering, drain-induced threshold voltage roll-off and the back-gate effect in a unified manner.

References

    1. 1)
      • S.P. Chin , C.Y. Wu . A new methodology for two-dimensional numerical simulation of semi-conductor devices. IEEE Trans. Comput. – Aided Des. , 12 , 1508 - 1521
    2. 2)
      • K.P. McWilliams , J.D. Plummer . Device physics and technology of complementary silicon MESFET's for VLSI applications. IEEE Trans. Electron Devices , 12 , 2619 - 2631
    3. 3)
      • H. Vogt , G. Burbach , J. Belz , G. Zimmer . MESFETs in thin silicon on SIMOX. IEEE Trans. Electron Devices , 23 , 1580 - 1581
    4. 4)
      • Q. Chen , M. Willander , J. Carter , C.H. Thaki , E.R.A. Evans . Fabrication and performances of delta-doped Si n-MESFET grown by MBE. Electron Lett. , 8 , 671 - 673
    5. 5)
      • J.D. Marshall , J.D. Meindl . A sub- and near-threshold current model for silicon MESFET's. IEEE Trans. Electron Devices , 3 , 388 - 390
    6. 6)
      • T.K. Chiang , Y.H. Wang , M.P. Houng . Modeling of threshold voltage and sub-threshold swing of short-channel SOI MESFET's. Solid-State Electron. , 123 - 129
    7. 7)
      • J.G. Cao . A simplified 2-D analytic model for the threshold voltage of fully depleted short gate-length Si-SOI MESFETs. IEEE Trans. Electron Devices , 2156 - 2162
    8. 8)
    9. 9)
      • Balamurugan, N.B., Sankaranarayanan, K., Suguna, M., Balasubadra, K., Kalaivani, : `A new analytic description of short-channel effects in fully depleted single gate SOI MESFETs for low power VLSI applications', IEEE–ICSCN 2007, MIT Campus, Anna University, 22–24 February 2007, Chennai, India, p. 382–387.
    10. 10)
    11. 11)
      • G.V. Ram , M.I. Elmasry . On the scaling of Si-MESFETs. IEEE Electron Devices Lett. , 12 , 259 - 262
    12. 12)
      • P. Hashemi , A. Behnam , E. Fathi , A. Afzali-Kusha , M.E. Nokali . 2-D modeling of potential distribution and threshold voltage of short channel fully depleted dual material gate SOI MESFET. Solid-State Electron. , 1341 - 1346
    13. 13)
      • V.K. De , J.D. Meindl . An analytical threshold voltage and sub-threshold current model for short-channel MESFET's. IEEE J. Solid-State Circuits , 2 , 169 - 172
    14. 14)
      • C.S. Hou , C.Y. Wu . A 2D analytic model for the threshold voltage of fully depleted short gate-length Si-SOI MESFET's. IEEE Trans. Electron Devices , 12 , 2156 - 2161
    15. 15)
      • C.H. Suh . A simple analytical model for the front and back gate threshold voltages of a fully depleted asymmetric SOI MOSFET. Solid-State Electron. , 1249 - 1255
    16. 16)
      • C.D. Hartgring , B.A. Rosario , J.M. Pickett . Silicon MESFET digital circuit techniques. IEEE J. Solid-State Circuits , 5 , 578 - 584
    17. 17)
      • P.A. Tove , K. Bohlin , F. Masszi . Complementary Si MESFET concept using silicon on sapphire technology. IEEE Trans. Electron Devices Lett. , 1 , 47 - 49
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2009.0307
Loading

Related content

content/journals/10.1049/iet-cds.2009.0307
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address